VMOV (register)

Copy between FP registers copies the contents of one FP register to another.

Depending on settings in the CPACR, NSACR, HCPTR, and FPEXC registers, and the Security state and PE mode in which the instruction is executed, an attempt to execute the instruction might be undefined, or trapped to Hyp mode. For more information see Enabling Advanced SIMD and floating-point support.

It has encodings from the following instruction sets: A32 ( A2 ) and T32 ( T2 ) .

A2

313029282726252423222120191817161514131211109876543210
!= 111111101D110000Vd101x01M0Vm
condsize

Encoding for the Single-precision scalar variant

Applies when (size == 10)

VMOV{<c>}{<q>}.F32 <Sd>, <Sm>

Encoding for the Double-precision scalar variant

Applies when (size == 11)

VMOV{<c>}{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED; constant integer d = if size == '11' then UInt(D:Vd) else UInt(Vd:D); constant integer m = if size == '11' then UInt(M:Vm) else UInt(Vm:M); constant single_register = (size == '10'); constant advsimd = FALSE;

T2

15141312111098765432101514131211109876543210
111011101D110000Vd101x01M0Vm
size

Encoding for the Single-precision scalar variant

Applies when (size == 10)

VMOV{<c>}{<q>}.F32 <Sd>, <Sm>

Encoding for the Double-precision scalar variant

Applies when (size == 11)

VMOV{<c>}{<q>}.F64 <Dd>, <Dm>

Decode for all variants of this encoding

if FPSCR.Len != '000' || FPSCR.Stride != '00' then UNDEFINED; constant integer d = if size == '11' then UInt(D:Vd) else UInt(Vd:D); constant integer m = if size == '11' then UInt(M:Vm) else UInt(Vm:M); constant single_register = (size == '10'); constant advsimd = FALSE;

Assembler Symbols

<c>

See Standard assembler syntax fields.

<q>

See Standard assembler syntax fields.

<Sd>

Is the 32-bit name of the SIMD&FP destination register, encoded in the "Vd:D" field.

<Sm>

Is the 32-bit name of the SIMD&FP source register, encoded in the "Vm:M" field.

<Dd>

Is the 64-bit name of the SIMD&FP destination register, encoded in the "D:Vd" field.

<Dm>

Is the 64-bit name of the SIMD&FP source register, encoded in the "M:Vm" field.

Operation

if ConditionPassed() then EncodingSpecificOperations(); CheckAdvSIMDOrVFPEnabled(TRUE, advsimd); if single_register then S[d] = S[m]; else D[d] = D[m];

Operational information

If CPSR.DIT is 1 and this instruction passes its condition execution check:


Internal version only: isa v01_32, pseudocode v2024-12_rel ; Build timestamp: 2024-12-16T10:54

Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.