The BPIALLIS characteristics are:
Invalidate all entries from branch predictors Inner Shareable.
This instruction is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to BPIALLIS are UNDEFINED.
In an implementation where the branch predictors are architecturally invisible, this instruction can execute as a NOP.
BPIALLIS is a 32-bit System instruction.
This instruction has no applicable fields.
The value in the register specified by <Rt> is ignored.
The PE ignores the value of <Rt>. Software does not have to write a value to this register before issuing this instruction.
Accesses to this instruction use the following encodings in the System instruction encoding space:
| coproc | opc1 | CRn | CRm | opc2 |
|---|---|---|---|---|
| 0b1111 | 0b000 | 0b0111 | 0b0001 | 0b110 |
if PSTATE.EL == EL0 then UNDEFINED; elsif PSTATE.EL == EL1 then if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR_EL2.T7 == '1' then AArch64.AArch32SystemAccessTrap(EL2, 0x03); elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then AArch32.TakeHypTrapException(0x03); else BPIALLIS(); elsif PSTATE.EL == EL2 then BPIALLIS(); elsif PSTATE.EL == EL3 then BPIALLIS();
15/03/2024 21:49; 3156453dc257d36c4630671c3d896bfc69048210
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.