ERRCIDR1, Component Identification Register 1

The ERRCIDR1 characteristics are:

Purpose

Provides discovery information about the component.

For more information, see 'About the Component Identification scheme'.

Configuration

Implementation of this register is OPTIONAL.

ERRCIDR1 is implemented only as part of a memory-mapped group of error records.

Attributes

ERRCIDR1 is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543210
RES0CLASSPRMBL_1

Bits [31:8]

Reserved, RES0.

CLASS, bits [7:4]

Component class.

CLASSMeaning
0b1111

Generic peripheral with IMPLEMENTATION DEFINED register layout.

Other values are defined by the CoreSight Architecture.

This field reads as 0xF.

Access to this field is RO.

PRMBL_1, bits [3:0]

Component identification preamble, segment 1.

Reads as 0b0000.

Access to this field is RO.

Accessing ERRCIDR1

ERRCIDR1 can be accessed through the memory-mapped interfaces:

ComponentOffsetInstance
RAS0xFF4ERRCIDR1

Accesses on this interface are RO.


15/03/2024 21:50; 3156453dc257d36c4630671c3d896bfc69048210

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.