The TRBLAR characteristics are:
For components that implement the Software Lock, used to lock and unlock the Software Lock. This component does not implement the Software Lock.
For additional information, see the CoreSight Architecture Specification.
TRBLAR is in the Core power domain.
This register is present only when FEAT_TRBE_EXT is implemented. Otherwise, direct accesses to TRBLAR are RES0.
TRBLAR is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
WI |
Reserved, WI.
Software Lock Key. The Software Lock is not implemented.
This field ignores writes.
Component | Offset | Instance |
---|---|---|
TRBE | 0xFB0 | TRBLAR |
This interface is accessible as follows:
15/03/2024 21:50; 3156453dc257d36c4630671c3d896bfc69048210
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.