The ERRCIDR1 characteristics are:
Provides discovery information about the component.
For more information, see 'About the Component Identification scheme'.
Implementation of this register is OPTIONAL.
ERRCIDR1 is implemented only as part of a memory-mapped group of error records.
ERRCIDR1 is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | CLASS | PRMBL_1 |
Reserved, RES0.
Component class.
CLASS | Meaning |
---|---|
0b1111 |
Generic peripheral with IMPLEMENTATION DEFINED register layout. |
Other values are defined by the CoreSight Architecture.
This field reads as 0xF.
Access to this field is RO.
Component identification preamble, segment 1.
Reads as 0b0000.
Access to this field is RO.
Component | Offset | Instance |
---|---|---|
RAS | 0xFF4 | ERRCIDR1 |
Accesses to this register are RO.
15/12/2024 22:27; 5e0a212688c6bd7aee92394b6f5e491b4d0fee1d
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.