Home
last modified time | relevance | path

Searched refs:ASI_BLK_INIT_QUAD_LDD_P (Results 1 – 7 of 7) sorted by relevance

/sysdeps/sparc/sparc64/multiarch/
A Dmemset-niagara4.S21 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
74 1: stxa %o4, [%o0 + %g0] ASI_BLK_INIT_QUAD_LDD_P
76 stxa %o4, [%o0 + %g2] ASI_BLK_INIT_QUAD_LDD_P
108 1: stxa %o4, [%o0 + %g0] ASI_BLK_INIT_QUAD_LDD_P
110 stxa %o4, [%o0 + %g2] ASI_BLK_INIT_QUAD_LDD_P
111 stxa %o4, [%o0 + %g3] ASI_BLK_INIT_QUAD_LDD_P
112 stxa %o4, [%o0 + %o5] ASI_BLK_INIT_QUAD_LDD_P
114 stxa %o4, [%o0 + %g0] ASI_BLK_INIT_QUAD_LDD_P
115 stxa %o4, [%o0 + %g2] ASI_BLK_INIT_QUAD_LDD_P
116 stxa %o4, [%o0 + %g3] ASI_BLK_INIT_QUAD_LDD_P
[all …]
A Dmemset-niagara1.S21 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
85 wr %g0, ASI_BLK_INIT_QUAD_LDD_P, %asi
A Dmemset-niagara7.S82 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
85 #define ASI_STBI_P ASI_BLK_INIT_QUAD_LDD_P
A Dmemcpy-niagara1.S21 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
27 ldda [addr_reg] ASI_BLK_INIT_QUAD_LDD_P, dest0
85 wr %g0, ASI_BLK_INIT_QUAD_LDD_P, %asi
A Dmemcpy-niagara4.S21 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
40 #define STORE_ASI ASI_BLK_INIT_QUAD_LDD_P
A Dmemcpy-niagara2.S21 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
36 #define STORE_ASI ASI_BLK_INIT_QUAD_LDD_P
A Dmemcpy-memmove-niagara7.S40 #define ASI_BLK_INIT_QUAD_LDD_P 0xe2 macro
43 #define ASI_STBI_P ASI_BLK_INIT_QUAD_LDD_P

Completed in 8 milliseconds