/sysdeps/arm/ |
A D | fenv_private.h | 28 fpu_control_t fpscr; in libc_feholdexcept_vfp() local 30 _FPU_GETCW (fpscr); in libc_feholdexcept_vfp() 31 envp->__cw = fpscr; in libc_feholdexcept_vfp() 35 _FPU_SETCW (fpscr); in libc_feholdexcept_vfp() 41 fpu_control_t fpscr; in libc_fesetround_vfp() local 43 _FPU_GETCW (fpscr); in libc_fesetround_vfp() 55 _FPU_GETCW (fpscr); in libc_feholdexcept_setround_vfp() 56 envp->__cw = fpscr; in libc_feholdexcept_setround_vfp() 69 _FPU_GETCW (fpscr); in libc_feholdsetround_vfp() 70 envp->__cw = fpscr; in libc_feholdsetround_vfp() [all …]
|
A D | setfpucw.c | 27 fpu_control_t fpscr, new_fpscr; in __setfpucw() local 33 _FPU_GETCW (fpscr); in __setfpucw() 37 new_fpscr = fpscr & _FPU_RESERVED; in __setfpucw() 41 if (new_fpscr != fpscr) in __setfpucw() 42 _FPU_SETCW (fpscr); in __setfpucw()
|
A D | fedisblxcpt.c | 27 fpu_control_t fpscr, new_fpscr; in fedisableexcept() local 33 _FPU_GETCW (fpscr); in fedisableexcept() 35 new_fpscr = fpscr & ~(excepts << FE_EXCEPT_SHIFT); in fedisableexcept() 38 if (new_fpscr != fpscr) in fedisableexcept() 41 return (fpscr >> FE_EXCEPT_SHIFT) & FE_ALL_EXCEPT; in fedisableexcept()
|
A D | feenablxcpt.c | 27 fpu_control_t fpscr, new_fpscr, updated_fpscr; in feenableexcept() local 33 _FPU_GETCW (fpscr); in feenableexcept() 35 new_fpscr = fpscr | (excepts << FE_EXCEPT_SHIFT); in feenableexcept() 37 if (new_fpscr != fpscr) in feenableexcept() 49 return (fpscr >> FE_EXCEPT_SHIFT) & FE_ALL_EXCEPT; in feenableexcept()
|
A D | fesetmode.c | 29 fpu_control_t fpscr, new_fpscr; in fesetmode() local 35 _FPU_GETCW (fpscr); in fesetmode() 37 new_fpscr = (fpscr & (_FPU_RESERVED | FPU_STATUS_BITS)) | _FPU_DEFAULT; in fesetmode() 39 new_fpscr = (fpscr & FPU_STATUS_BITS) | (*modep & ~FPU_STATUS_BITS); in fesetmode() 41 if (((new_fpscr ^ fpscr) & ~_FPU_MASK_NZCV) != 0) in fesetmode()
|
A D | fesetexcept.c | 26 fpu_control_t fpscr, new_fpscr; in fesetexcept() local 32 _FPU_GETCW (fpscr); in fesetexcept() 33 new_fpscr = fpscr | (excepts & FE_ALL_EXCEPT); in fesetexcept() 34 if (new_fpscr != fpscr) in fesetexcept()
|
A D | fraiseexcpt.c | 33 fpu_control_t fpscr; in __feraiseexcept() local 56 "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */ in __feraiseexcept() 66 "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */ in __feraiseexcept() 77 "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */ in __feraiseexcept() 87 "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */ in __feraiseexcept() 97 "mrc p10, 7, %0, cr1, cr0, 0" : "=r" (fpscr) /* fmrx %0, fpscr */ in __feraiseexcept()
|
A D | fclrexcpt.c | 27 fpu_control_t fpscr, new_fpscr; in feclearexcept() local 33 _FPU_GETCW (fpscr); in feclearexcept() 35 new_fpscr = fpscr & ~excepts; in feclearexcept() 38 if (new_fpscr != fpscr) in feclearexcept()
|
A D | feupdateenv.c | 27 fpu_control_t fpscr, new_fpscr, updated_fpscr; in __feupdateenv() local 34 _FPU_GETCW (fpscr); in __feupdateenv() 35 excepts = fpscr & FE_ALL_EXCEPT; in __feupdateenv() 43 if (((fpscr ^ new_fpscr) & ~_FPU_MASK_NZCV) != 0) in __feupdateenv() 54 new_fpscr = fpscr & (_FPU_RESERVED | FE_ALL_EXCEPT); in __feupdateenv() 57 if (((new_fpscr ^ fpscr) & ~_FPU_MASK_NZCV) != 0) in __feupdateenv()
|
A D | fsetexcptflg.c | 27 fpu_control_t fpscr, new_fpscr; in fesetexceptflag() local 33 _FPU_GETCW (fpscr); in fesetexceptflag() 37 new_fpscr = fpscr & ~excepts; in fesetexceptflag() 41 if (new_fpscr != fpscr) in fesetexceptflag()
|
A D | fesetenv.c | 27 fpu_control_t fpscr, new_fpscr, updated_fpscr; in __fesetenv() local 33 _FPU_GETCW (fpscr); in __fesetenv() 41 if (((fpscr ^ new_fpscr) & ~_FPU_MASK_NZCV) != 0) in __fesetenv() 48 new_fpscr = fpscr & _FPU_RESERVED; in __fesetenv() 51 if (((new_fpscr ^ fpscr) & ~_FPU_MASK_NZCV) != 0) in __fesetenv()
|
A D | fegetexcept.c | 27 fpu_control_t fpscr; in fegetexcept() local 33 _FPU_GETCW (fpscr); in fegetexcept() 35 return (fpscr >> FE_EXCEPT_SHIFT) & FE_ALL_EXCEPT; in fegetexcept()
|
A D | get-rounding-mode.h | 31 fpu_control_t fpscr; in get_rounding_mode() local 38 _FPU_GETCW (fpscr); in get_rounding_mode() 39 return fpscr & _FPU_MASK_RM; in get_rounding_mode()
|
A D | fegetenv.c | 27 fpu_control_t fpscr; in __fegetenv() local 33 _FPU_GETCW (fpscr); in __fegetenv() 34 envp->__cw = fpscr; in __fegetenv()
|
/sysdeps/sh/sh4/fpu/ |
A D | fesetmode.c | 27 fpu_control_t fpscr; in fesetmode() local 29 _FPU_GETCW (fpscr); in fesetmode() 30 fpscr &= FPU_STATUS; in fesetmode() 32 fpscr |= _FPU_DEFAULT; in fesetmode() 34 fpscr |= *modep & ~FPU_STATUS; in fesetmode() 35 _FPU_SETCW (fpscr); in fesetmode()
|
/sysdeps/powerpc/fpu/ |
A D | tst-setcontext-fpscr.c | 97 ({union { double d; di_fpscr_t fpscr; } u; \ 99 (__fpscr) = u.fpscr; \ 100 u.fpscr; \ 106 { union { double d; di_fpscr_t fpscr; } u; \ 108 u.fpscr = __fpscr; \ 119 ({union { double d; di_fpscr_t fpscr; } u; \ 121 (__fpscr) = (si_fpscr_t) u.fpscr; \ 122 (si_fpscr_t) u.fpscr; \ 128 { union { double d; di_fpscr_t fpscr; } u; \ 131 u.fpscr = 0xfff80000ULL << 32; \ [all …]
|
A D | Makefile | 6 tests += tst-setcontext-fpscr
|
/sysdeps/unix/sysv/linux/sh/sys/ |
A D | user.h | 44 unsigned long fpscr; member
|
A D | ucontext.h | 109 unsigned int __ctx(fpscr);
|
/sysdeps/sh/ |
A D | dl-trampoline.S | 49 sts.l fpscr,@-r15 53 lds r3,fpscr 109 lds.l @r15+,fpscr 153 sts.l fpscr,@-r15 157 lds r12,fpscr 272 lds.l @r15+,fpscr 326 lds.l @r12+,fpscr 413 lds.l @r15+,fpscr
|
/sysdeps/sh/sh4/ |
A D | __longjmp.S | 63 lds.l @r4+, fpscr
|
A D | setjmp.S | 30 sts.l fpscr, @-r4
|
/sysdeps/unix/sysv/linux/powerpc/sys/ |
A D | ucontext.h | 50 double __ctx(fpscr);
|
/sysdeps/unix/sysv/linux/sh/sh4/ |
A D | ucontext_i.sym | 70 oFPSCR mcontext (fpscr)
|
A D | swapcontext.S | 69 sts.l fpscr, @-r0 166 lds.l @r0+, fpscr
|