Home
last modified time | relevance | path

Searched defs:BASE_INNER (Results 1 – 25 of 45) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dmub/src/
A Ddmub_dcn301.c34 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
A Ddmub_dcn302.c34 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
A Ddmub_dcn303.c16 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
A Ddmub_dcn21.c34 #define BASE_INNER(seg) DMU_BASE__INST0_SEG##seg macro
A Ddmub_dcn30.c35 #define BASE_INNER(seg) DCN_BASE__INST0_SEG##seg macro
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_vmid.h31 #define BASE_INNER(seg) \ macro
A Ddcn20_mmhubbub.h33 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dce120/
A Dhw_translate_dce120.c44 #define BASE_INNER(seg) \ macro
A Dhw_factory_dce120.c53 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn10/
A Dhw_translate_dcn10.c44 #define BASE_INNER(seg) \ macro
A Dhw_factory_dcn10.c50 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn20/
A Dhw_translate_dcn20.c50 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
A Dhw_factory_dcn20.c53 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn21/
A Dhw_translate_dcn21.c50 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
A Dhw_factory_dcn21.c51 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/gpio/dcn30/
A Dhw_translate_dcn30.c56 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
A Dhw_factory_dcn30.c61 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_mmhubbub.h35 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
A Ddcn201_clk_mgr.c45 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dce120/
A Dirq_service_dce120.c94 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn303/
A Dirq_service_dcn303.c100 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn10/
A Dirq_service_dcn10.c192 #define BASE_INNER(seg) \ macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn201/
A Dirq_service_dcn201.c148 #define BASE_INNER(seg) DMU_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn20/
A Dirq_service_dcn20.c218 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro
/linux/drivers/gpu/drm/amd/display/dc/irq/dcn30/
A Dirq_service_dcn30.c207 #define BASE_INNER(seg) DCN_BASE__INST0_SEG ## seg macro

Completed in 49 milliseconds

12