Home
last modified time | relevance | path

Searched defs:CACHE_WRITEBACK_GRANULE (Results 1 – 25 of 50) sorted by relevance

12

/tf-a-ffa_el3_spmc/plat/layerscape/board/ls1043/include/
A Dls_def.h100 #define CACHE_WRITEBACK_GRANULE (1 << LS_CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/amlogic/g12a/include/
A Dplatform_def.h54 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/amlogic/gxl/include/
A Dplatform_def.h54 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/amlogic/gxbb/include/
A Dplatform_def.h57 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/amlogic/axg/include/
A Dplatform_def.h57 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/hisilicon/hikey/include/
A Dplatform_def.h83 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/allwinner/common/include/
A Dplatform_def.h52 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/arm/board/arm_fpga/include/
A Dplatform_def.h22 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rockchip/rk3288/include/
A Dplatform_def.h82 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/socionext/uniphier/include/
A Dplatform_def.h17 #define CACHE_WRITEBACK_GRANULE (1 << (CACHE_WRITEBACK_SHIFT)) macro
/tf-a-ffa_el3_spmc/plat/xilinx/versal/include/
A Dplatform_def.h82 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rockchip/rk3399/include/
A Dplatform_def.h84 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rockchip/rk3328/include/
A Dplatform_def.h100 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rockchip/px30/include/
A Dplatform_def.h104 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rockchip/rk3368/include/
A Dplatform_def.h101 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/imx/imx8qx/include/
A Dplatform_def.h16 #define CACHE_WRITEBACK_GRANULE 64 macro
/tf-a-ffa_el3_spmc/plat/mediatek/mt8173/include/
A Dplatform_def.h115 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/xilinx/zynqmp/include/
A Dplatform_def.h100 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/imx/imx8qm/include/
A Dplatform_def.h16 #define CACHE_WRITEBACK_GRANULE 64 macro
/tf-a-ffa_el3_spmc/plat/hisilicon/hikey960/include/
A Dplatform_def.h140 #define CACHE_WRITEBACK_GRANULE (1 << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/rpi/rpi4/include/
A Dplatform_def.h59 #define CACHE_WRITEBACK_GRANULE (U(1) << CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/nvidia/tegra/include/
A Dplatform_def.h80 #define CACHE_WRITEBACK_GRANULE (0x40) /* (U(1) << CACHE_WRITEBACK_SHIFT) */ macro
/tf-a-ffa_el3_spmc/include/plat/marvell/armada/a3k/common/
A Dmarvell_def.h133 #define CACHE_WRITEBACK_GRANULE (1 << MARVELL_CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/plat/qti/sc7180/inc/
A Dplatform_def.h94 #define CACHE_WRITEBACK_GRANULE (1 << ARM_CACHE_WRITEBACK_SHIFT) macro
/tf-a-ffa_el3_spmc/include/plat/marvell/armada/a8k/common/
A Dmarvell_def.h165 #define CACHE_WRITEBACK_GRANULE (1 << MARVELL_CACHE_WRITEBACK_SHIFT) macro

Completed in 17 milliseconds

12