CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE (definition) in projects: u-boot

Searched defs:CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE (Results 1 – 13 of 13) sorted by relevance

/u-boot/board/altera/arria5-socdk/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/is1/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/altera/cyclone5-socdk/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/aries/mcvevk/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/keymile/secu1/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/softing/vining_fpga/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/sr1500/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/devboards/dbm-soc1/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/ebv/socrates/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/terasic/de0-nano-soc/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/terasic/de10-nano/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/terasic/sockit/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`
/u-boot/board/terasic/de1-soc/qts/
A D	pll_config.h	`53 #define CONFIG_HPS_SDRPLLGRP_DDR2XDQSCLK_PHASE 0 macro`

Completed in 11 milliseconds