Home
last modified time | relevance | path

Searched defs:CONFIG_SYS_DDR_SDRAM_BASE (Results 1 – 25 of 47) sorted by relevance

12

/u-boot/include/configs/
A Dnsim.h16 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dtb100.h16 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Daxs10x.h23 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dhsdk-4xd.h25 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dhsdk.h24 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dgazerbeam.h17 #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_SDRAM_BASE macro
A Dkontron_sl28.h26 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dls1012a_common.h26 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dqemu-ppce500.h45 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 macro
A Dls1028a_common.h22 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A Dls2080a_common.h36 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A Dls1088a_common.h43 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A Dls1021atsn.h94 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A Dlx2160a_common.h28 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A Dls1043a_common.h45 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dls1046a_common.h45 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000 macro
A Dsocrates.h65 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 macro
A Dls1021aiot.h85 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL macro
A DMPC8540ADS.h69 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ macro
A DMPC8555CDS.h41 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ macro
A DMPC8541CDS.h41 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ macro
A Dcontrolcenterd.h113 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 macro
A Dt4qds.h61 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 macro
A DMPC8560ADS.h70 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ macro
A DMPC8568MDS.h47 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ macro

Completed in 25 milliseconds

12