Home
last modified time | relevance | path

Searched defs:CONFIG_SYS_DDR_SDRAM_CFG2 (Results 1 – 15 of 15) sorted by relevance

/u-boot/include/configs/km/
A Dkm-mpc8360.h22 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A Dkm-mpc832x.h30 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A Dkm-mpc8309.h80 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
/u-boot/board/freescale/corenet_ds/
A Dp4080ds_ddr.c72 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x24401031 macro
/u-boot/include/configs/
A DMPC832XEMDS.h81 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A Dmpc8308_p1m.h101 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
A DMPC8323ERDB.h83 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A DMPC8308RDB.h97 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
A DMPC837XEMDS.h99 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ macro
A DMPC8349EMDS.h86 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A DMPC8315ERDB.h91 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
A DMPC837XERDB.h127 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00001000 /* 1 posted refresh */ macro
A DMPC8349EMDS_SDRAM.h86 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 macro
A Dhrcon.h86 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro
A Dstrider.h86 #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 /* 1 posted refresh */ macro

Completed in 16 milliseconds