CONFIG_SYS_DDR_TIMING_1 (definition) in projects: u-boot

Project(s)

Full Search
Definition
Symbol
File Path
Type

Searched defs:CONFIG_SYS_DDR_TIMING_1 (Results 1 – 25 of 26) sorted by relevance

/u-boot/include/configs/km/
A D	km-mpc8360.h	`49 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_50) \| \ macro`
A D	km-mpc832x.h	`52 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) \| \ macro`
A D	km-mpc8309.h	`103 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) \| \ macro`
/u-boot/include/configs/
A D	MPC8349EMDS.h	`78 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro 91 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro`
A D	MPC8349EMDS_SDRAM.h	`78 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro 91 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro`
A D	ve8313.h	`61 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC832XEMDS.h	`49 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	mpc8308_p1m.h	`76 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC8323ERDB.h	`51 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC8308RDB.h	`72 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	ids8313.h	`69 #define CONFIG_SYS_DDR_TIMING_1 ((4 << TIMING_CFG1_PRETOACT_SHIFT) \|\ macro`
A D	sbc8349.h	`67 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro`
A D	socrates.h	`81 #define CONFIG_SYS_DDR_TIMING_1 0x3935D322 macro`
A D	MPC8313ERDB_NOR.h	`82 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC8540ADS.h	`82 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro`
A D	MPC8313ERDB_NAND.h	`111 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC837XEMDS.h	`78 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC8560ADS.h	`83 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro`
A D	MPC8315ERDB.h	`67 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	MPC8349ITX.h	`166 #define CONFIG_SYS_DDR_TIMING_1 0x26242321 macro`
A D	MPC837XERDB.h	`94 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	hrcon.h	`61 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	strider.h	`61 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro`
A D	UCP1020.h	`218 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846 macro`
A D	sbc8641d.h	`121 #define CONFIG_SYS_DDR_TIMING_1 0x38377322 macro`

Completed in 30 milliseconds