Home
last modified time | relevance | path

Searched defs:Div (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/
A DSA-1100.h555 #define UTCR1_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
558 #define UTCR2_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
563 #define UTCR1_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
566 #define UTCR2_CeilBdRtDiv(Div) /* Ceil. of BdRtDiv [16..65536] */ \ argument
713 #define SDCR3_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
716 #define SDCR4_BdRtDiv(Div) /* Baud Rate Divisor [16..65536] */ \ argument
910 #define MCCR0_AudSmpDiv(Div) /* Audio Sampling rate Divisor */ \ argument
923 #define MCCR0_TcmSmpDiv(Div) /* Telecom Sampling rate Divisor */ \ argument
950 #define MCCR0_ExtClkDiv(Div) /* External Clock Divisor [1..4] */ \ argument
1054 #define SSCR0_SerClkDiv(Div) /* Serial Clock Divisor [2..512] */ \ argument
[all …]
/u-boot/arch/arm/include/asm/arch-pxa/
A Dpxa-regs.h2193 #define LCCR3_PixClkDiv(Div) /* Pixel Clock Divisor */ \ argument

Completed in 22 milliseconds