Home
last modified time | relevance | path

Searched defs:PORT (Results 1 – 24 of 24) sorted by relevance

/linux/arch/mips/boot/compressed/
A Duart-16550.c13 #define PORT(offset) (CKSEG1ADDR(UART_BASE) + (offset)) macro
18 #define PORT(offset) (CKSEG1ADDR(AR7_REGS_UART0) + (4 * offset)) macro
23 #define PORT(offset) (CKSEG1ADDR(INGENIC_UART_BASE_ADDR) + (4 * offset)) macro
/linux/drivers/scsi/
A Daha152x.h289 #define SETPORT(PORT, VAL) outb( (VAL), (PORT) ) argument
290 #define GETPORT(PORT) inb( PORT ) argument
291 #define SETBITS(PORT, BITS) outb( (inb(PORT) | (BITS)), (PORT) ) argument
292 #define CLRBITS(PORT, BITS) outb( (inb(PORT) & ~(BITS)), (PORT) ) argument
293 #define TESTHI(PORT, BITS) ((inb(PORT) & (BITS)) == (BITS)) argument
294 #define TESTLO(PORT, BITS) ((inb(PORT) & (BITS)) == 0) argument
/linux/arch/mips/loongson2ef/common/
A Dserial.c22 #define PORT(int, clk) \ macro
/linux/drivers/net/ethernet/sun/
A Dniu.h1170 #define ENET_VLAN_TBL_SHIFT(PORT) ((PORT) * 4) argument
1948 #define ZCP_RAM_SEL_CFIFO(PORT) (0x10 + (PORT)) argument
1958 #define RESET_CFIFO_RST(PORT) (0x1 << (PORT)) argument
1960 #define CFIFO_ECC(PORT) (FZC_ZCP + 0x000a0UL + (PORT) * 8UL) argument
2277 #define TXC_PORT_CTL(PORT) (FZC_TXC + 0x20020UL + (PORT)*0x100UL) argument
2284 #define TXC_PKT_XMIT(PORT) (FZC_TXC + 0x20038UL + (PORT)*0x100UL) argument
2352 #define TXC_RO_TIDS(PORT) (FZC_TXC + 0x200b0UL + (PORT)*0x100UL) argument
2372 #define TXC_RO_CTL(PORT) (FZC_TXC + 0x200d8UL + (PORT)*0x100UL) argument
2408 #define TXC_INT_STAT_VAL_SHIFT(PORT) ((PORT) * 8) argument
2418 #define TXC_INT_MASK_VAL_SHIFT(PORT) ((PORT) * 8) argument
[all …]
/linux/tools/testing/selftests/net/
A Dreuseaddr_conflict.c19 #define PORT 9999 macro
A Dreuseport_dualstack.c29 static const int PORT = 8888; variable
A Dreuseport_bpf_cpu.c32 static const int PORT = 8888; variable
A Dreuseport_bpf_numa.c28 static const int PORT = 8888; variable
A Dreuseport_addr_any.c32 static const int PORT = 8888; variable
A Dtcp_fastopen_backup_key.c49 static const int PORT = 8891; variable
/linux/drivers/tty/serial/
A Dip22zilog.c87 #define ZILOG_CHANNEL_FROM_PORT(PORT) ((struct zilog_channel *)((PORT)->membase)) argument
88 #define UART_ZILOG(PORT) ((struct uart_ip22zilog_port *)(PORT)) argument
89 #define IP22ZILOG_GET_CURR_REG(PORT, REGNUM) \ argument
91 #define IP22ZILOG_SET_CURR_REG(PORT, REGNUM, REGVAL) \ argument
A Dsunzilog.c105 #define ZILOG_CHANNEL_FROM_PORT(PORT) ((struct zilog_channel __iomem *)((PORT)->membase)) argument
106 #define UART_ZILOG(PORT) ((struct uart_sunzilog_port *)(PORT)) argument
/linux/arch/mips/sni/
A Da20r.c20 #define PORT(_base,_irq) \ macro
A Dpcit.c22 #define PORT(_base,_irq) \ macro
A Dpcimt.c70 #define PORT(_base,_irq) \ macro
/linux/samples/bpf/
A Dcookie_uid_helper_example.c56 #define PORT 8888 macro
/linux/arch/mips/alchemy/common/
A Dplatform.c51 #define PORT(_base, _irq) \ macro
/linux/drivers/pinctrl/
A Dpinctrl-tb10x.c36 #define PCFG_PORT_MASK(PORT) \ argument
400 #define DEFPINFUNCGRP(NAME, PORT, MODE, ISGPIO) { \ argument
A Dpinctrl-falcon.c48 #define PORT(x) (x / PINS) macro
A Dpinctrl-xway.c28 #define PORT(x) (x / PINS) macro
/linux/arch/mips/ar7/
A Dprom.c240 #define PORT(offset) (KSEG1ADDR(AR7_REGS_UART0 + (offset * 4))) macro
/linux/drivers/net/ethernet/amd/
A Dni65.c112 #define PORT p->cmdr_addr macro
/linux/drivers/net/ethernet/qlogic/qlcnic/
A Dqlcnic_83xx_init.c1025 #define QLC_83XX_VXLAN_UDP_DPORT(PORT) ((PORT & 0xffff) << 16) argument
/linux/drivers/ata/
A Dsata_nv.c279 #define NV_ADMA_CHECK_INTR(GCTL, PORT) ((GCTL) & (1 << (19 + (12 * (PORT))))) argument

Completed in 106 milliseconds