Home
last modified time | relevance | path

Searched defs:_width (Results 1 – 6 of 6) sorted by relevance

/u-boot/include/fsl-mc/
A Dfsl_mc_cmd.h10 #define MAKE_UMASK64(_width) \ argument
80 #define MC_PREP_OP(_ext, _param, _offset, _width, _type, _arg) \ argument
83 #define MC_EXT_OP(_ext, _param, _offset, _width, _type, _arg) \ argument
86 #define MC_CMD_OP(_cmd, _param, _offset, _width, _type, _arg) \ argument
89 #define MC_RSP_OP(_cmd, _param, _offset, _width, _type, _arg) \ argument
/u-boot/drivers/clk/mediatek/
A Dclk-mtk.h122 #define MUX_GATE_FLAGS(_id, _parents, _reg, _shift, _width, _gate, \ argument
135 #define MUX_GATE(_id, _parents, _reg, _shift, _width, _gate) \ argument
138 #define MUX(_id, _parents, _reg, _shift, _width) { \ argument
150 _mux_clr_ofs, _shift, _width, _gate, \ argument
/u-boot/drivers/clk/kendryte/
A Dclk.c148 #define DIV_FLAGS(id, _off, _shift, _width, _flags) \ argument
254 #define MUX_PARENTS(id, parents, _off, _shift, _width) \ argument
277 #define PLL(_off, _shift, _width) { \ argument
/u-boot/drivers/clk/microchip/
A Dmpfs_clk_cfg.c105 #define CLK_CFG(_id, _name, _shift, _width, _table, _flags) { \ argument
/u-boot/arch/arm/cpu/armv7/bcm235xx/
A Dclk-core.h299 #define DIVIDER(_offset, _shift, _width) \ argument
309 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
350 #define SELECTOR(_offset, _shift, _width) \ argument
/u-boot/arch/arm/cpu/armv7/bcm281xx/
A Dclk-core.h299 #define DIVIDER(_offset, _shift, _width) \ argument
309 #define FRAC_DIVIDER(_offset, _shift, _width, _frac_width) \ argument
350 #define SELECTOR(_offset, _shift, _width) \ argument

Completed in 16 milliseconds