Home
last modified time | relevance | path

Searched defs:_x (Results 1 – 10 of 10) sorted by relevance

/u-boot/include/
A Dedid.h24 #define GET_BIT(_x, _pos) \ argument
26 #define GET_BITS(_x, _pos_msb, _pos_lsb) \ argument
40 #define EDID_DETAILED_TIMING_PIXEL_CLOCK(_x) \ argument
141 #define EDID1_INFO_PRODUCT_CODE(_x) \ argument
144 #define EDID1_INFO_SERIAL_NUMBER(_x) \ argument
171 #define EDID1_INFO_FEATURE_STANDBY(_x) \ argument
173 #define EDID1_INFO_FEATURE_SUSPEND(_x) \ argument
179 #define EDID1_INFO_FEATURE_RGB(_x) \ argument
256 #define EDID_CEA861_SUPPORTS_YUV444(_x) \ argument
260 #define EDID_CEA861_DTD_COUNT(_x) \ argument
[all …]
/u-boot/arch/arm/mach-s5pc1xx/include/mach/
A Dmmc.h23 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
27 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
35 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
41 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
52 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
/u-boot/arch/arm/mach-exynos/include/mach/
A Dmmc.h23 #define SDHCI_CTRL2_FLTCLKSEL(_x) ((_x) << 24) argument
27 #define SDHCI_CTRL2_LVLDAT(_x) ((_x) << 16) argument
35 #define SDHCI_CTRL2_DFCNT_MASK(_x) ((_x) << 9) argument
41 #define SDHCI_CTRL2_SELBASECLK_MASK(_x) ((_x) << 4) argument
52 #define SDHCI_CTRL4_DRIVE_MASK(_x) ((_x) << 16) argument
A Dxhci-exynos.h13 #define LINKSYSTEM_FLADJ(_x) ((_x) << 1) argument
21 #define PHYCLKRST_SSC_REFCLKSEL(_x) ((_x) << 23) argument
24 #define PHYCLKRST_SSC_RANGE(_x) ((_x) << 21) argument
38 #define PHYCLKRST_FSEL(_x) ((_x) << 5) argument
/u-boot/board/imgtec/malta/
A Dlowlevel_init.S18 #define CPU_TO_GT32(_x) ((_x)) argument
20 #define CPU_TO_GT32(_x) ( \ argument
/u-boot/include/xen/interface/io/
A Dring.h33 #define __RD2(_x) (((_x) & 0x00000002) ? 0x2 : ((_x) & 0x1)) argument
34 #define __RD4(_x) (((_x) & 0x0000000c) ? __RD2((_x) >> 2) << 2 : __RD2(_x)) argument
35 #define __RD8(_x) (((_x) & 0x000000f0) ? __RD4((_x) >> 4) << 4 : __RD4(_x)) argument
36 #define __RD16(_x) (((_x) & 0x0000ff00) ? __RD8((_x) >> 8) << 8 : __RD8(_x)) argument
37 #define __RD32(_x) (((_x) & 0xffff0000) ? __RD16((_x) >> 16) << 16 : __RD16(_x)) argument
/u-boot/drivers/net/
A Dmvgbe.h130 #define MVGBE_DFLT_RXQ(_x) (_x << 1) argument
131 #define MVGBE_DFLT_RX_ARPQ(_x) (_x << 4) argument
143 #define MVGBE_DFLT_RX_TCPQ(_x) (_x << 16) argument
144 #define MVGBE_DFLT_RX_UDPQ(_x) (_x << 19) argument
145 #define MVGBE_DFLT_RX_BPDUQ(_x) (_x << 22) argument
/u-boot/arch/arm/mach-orion5x/include/mach/
A Dcpu.h21 #define ORION5XGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
/u-boot/arch/arm/mach-kirkwood/include/mach/
A Dcpu.h18 #define KWGBE_PORT_SERIAL_CONTROL1_REG(_x) \ argument
/u-boot/drivers/usb/musb-new/
A Dmusb_core.h187 #define test_devctl_hst_mode(_x) \ argument

Completed in 20 milliseconds