| /linux/drivers/clk/baikal-t1/ |
| A D | ccu-div.c | 61 unsigned long div) in ccu_div_lock_delay_ns()
71 unsigned long div) in ccu_div_calc_freq()
113 struct ccu_div *div = to_ccu_div(hw); in ccu_div_var_enable() local
142 struct ccu_div *div = to_ccu_div(hw); in ccu_div_gate_enable() local
312 struct ccu_div *div; member
342 struct ccu_div *div = bit->div; in ccu_div_dbgfs_bit_set() local
355 struct ccu_div *div = priv; in ccu_div_dbgfs_var_clkdiv_set() local
383 struct ccu_div *div = bit->div; in ccu_div_dbgfs_bit_get() local
396 struct ccu_div *div = priv; in ccu_div_dbgfs_var_clkdiv_get() local
409 struct ccu_div *div = priv; in ccu_div_dbgfs_fixed_clkdiv_get() local
[all …]
|
| /linux/drivers/clk/ti/ |
| A D | divider.c | 80 unsigned int div) in _get_table_val()
105 unsigned int div, val; in ti_clk_divider_recalc_rate() local
128 unsigned int div) in _is_valid_table_div()
152 int div = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in _div_round_up() local
237 int div; in ti_clk_divider_round_rate() local
247 unsigned int div, value; in ti_clk_divider_set_rate() local
318 struct clk_omap_divider *div) in _register_divider()
396 struct clk_omap_divider *div) in ti_clk_get_div_table()
482 struct clk_omap_divider *div, in ti_clk_divider_populate()
531 struct clk_omap_divider *div; in of_ti_divider_clk_setup() local
[all …]
|
| /linux/drivers/clk/berlin/ |
| A D | berlin2-div.c | 67 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_is_enabled() local
85 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_enable() local
104 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_disable() local
121 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_set_parent() local
152 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_get_parent() local
179 struct berlin2_div *div = to_berlin2_div(hw); in berlin2_div_recalc_rate() local
236 struct berlin2_div *div; in berlin2_div_register() local
|
| /linux/drivers/clk/imx/ |
| A D | clk-divider-gate.c | 21 struct clk_divider *div = to_clk_divider(hw); in to_clk_divider_gate() local
29 struct clk_divider *div = to_clk_divider(hw); in clk_divider_gate_recalc_rate_ro() local
45 struct clk_divider *div = to_clk_divider(hw); in clk_divider_gate_recalc_rate() local
77 struct clk_divider *div = to_clk_divider(hw); in clk_divider_gate_set_rate() local
106 struct clk_divider *div = to_clk_divider(hw); in clk_divider_enable() local
129 struct clk_divider *div = to_clk_divider(hw); in clk_divider_disable() local
146 struct clk_divider *div = to_clk_divider(hw); in clk_divider_is_enabled() local
|
| A D | clk-pllv3.c | 114 u32 div = (readl_relaxed(pll->base) >> pll->div_shift) & pll->div_mask; in clk_pllv3_recalc_rate() local
132 u32 val, div; in clk_pllv3_set_rate() local
162 u32 div = readl_relaxed(pll->base) & pll->div_mask; in clk_pllv3_sys_recalc_rate() local
173 u32 div; in clk_pllv3_sys_round_rate() local
190 u32 val, div; in clk_pllv3_sys_set_rate() local
219 u32 div = readl_relaxed(pll->base) & pll->div_mask; in clk_pllv3_av_recalc_rate() local
234 u32 div; in clk_pllv3_av_round_rate() local
266 u32 val, div; in clk_pllv3_av_set_rate() local
|
| /linux/drivers/clk/ |
| A D | clk-divider.c | 106 unsigned int div) in _get_table_val()
117 unsigned int div, unsigned long flags, u8 width) in _get_val()
135 unsigned int div; in divider_recalc_rate() local
163 unsigned int div) in _is_valid_table_div()
223 int div = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in _div_round_up() local
350 int div; in divider_determine_rate() local
365 int div; in divider_ro_determine_rate() local
474 unsigned int div, value; in divider_get_val() local
544 struct clk_divider *div; in __clk_hw_register_divider() local
629 struct clk_divider *div; in clk_unregister_divider() local
[all …]
|
| A D | clk-fixed-factor.c | 82 unsigned long flags, unsigned int mult, unsigned int div, in __clk_hw_register_fixed_factor()
136 unsigned int mult, unsigned int div) in clk_hw_register_fixed_factor()
145 unsigned int mult, unsigned int div) in clk_register_fixed_factor()
183 unsigned int mult, unsigned int div) in devm_clk_hw_register_fixed_factor()
201 u32 div, mult; in _of_fixed_factor_clk_setup() local
|
| A D | clk-highbank.c | 197 u32 div = (readl(hbclk->reg) & HB_A9_PCLK_DIV) ? 8 : 4; in clk_cpu_periphclk_recalc_rate() local
209 u32 div = (readl(hbclk->reg) & HB_A9_BCLK_DIV_MASK) >> HB_A9_BCLK_DIV_SHIFT; in clk_cpu_a9bclk_recalc_rate() local
222 u32 div; in clk_periclk_recalc_rate() local
234 u32 div; in clk_periclk_round_rate() local
247 u32 div; in clk_periclk_set_rate() local
|
| /linux/drivers/clk/mxs/ |
| A D | clk-div.c | 38 struct clk_div *div = to_clk_div(hw); in clk_div_recalc_rate() local
46 struct clk_div *div = to_clk_div(hw); in clk_div_round_rate() local
54 struct clk_div *div = to_clk_div(hw); in clk_div_set_rate() local
73 struct clk_div *div; in mxs_clk_div() local
|
| A D | clk-frac.c | 37 u32 div; in clk_frac_recalc_rate() local
52 u32 div; in clk_frac_round_rate() local
78 u32 div, val; in clk_frac_set_rate() local
|
| /linux/drivers/clk/qcom/ |
| A D | clk-regmap-mux-div.c | 23 int mux_div_set_src_div(struct clk_regmap_mux_div *md, u32 src, u32 div) in mux_div_set_src_div()
60 u32 *div) in mux_div_get_src_div()
92 unsigned int i, div, max_div; in mux_div_determine_rate() local
129 u32 div, max_div, best_src = 0, best_div = 0; in __mux_div_set_rate_and_parent() local
167 u32 i, div, src = 0; in mux_div_get_parent() local
206 u32 div, src; in mux_div_recalc_rate() local
|
| /linux/drivers/clk/bcm/ |
| A D | clk-kona.c | 58 static inline u64 scaled_div_value(struct bcm_clk_div *div, u32 reg_div) in scaled_div_value()
83 scaled_div_min(struct bcm_clk_div *div) in scaled_div_min()
92 u64 scaled_div_max(struct bcm_clk_div *div) in scaled_div_max()
109 divider(struct bcm_clk_div *div, u64 scaled_div) in divider()
119 scale_rate(struct bcm_clk_div *div, u32 rate) in scale_rate()
592 struct bcm_clk_div *div, struct bcm_clk_trig *trig) in __div_commit()
648 struct bcm_clk_div *div, struct bcm_clk_trig *trig) in div_init()
656 struct bcm_clk_div *div, struct bcm_clk_trig *trig, in divider_write()
694 struct bcm_clk_div *div, struct bcm_clk_div *pre_div, in clk_recalc_rate()
1012 struct bcm_clk_div *div = &bcm_clk->u.peri->div; in kona_peri_clk_round_rate() local
[all …]
|
| A D | clk-iproc-asiu.c | 32 struct iproc_asiu_div div; member
114 unsigned int div; in iproc_asiu_clk_round_rate() local
134 unsigned int div, div_h, div_l; in iproc_asiu_clk_set_rate() local
186 const struct iproc_asiu_div *div, in iproc_asiu_setup()
|
| /linux/drivers/clk/sunxi/ |
| A D | clk-sunxi.c | 35 u8 div; in sun4i_get_pll1_factors() local
159 u8 div; in sun8i_a23_get_pll1_factors() local
203 u8 div; in sun4i_get_pll5_factors() local
230 u8 div; in sun6i_a31_get_pll6_factors() local
251 u32 div; in sun5i_a13_get_ahb_factors() local
290 u8 div, calcp, calcm = 1; in sun6i_get_ahb1_factors() local
348 int div; in sun4i_get_apb1_factors() local
386 u8 div, calcm, calcp; in sun7i_a20_get_out_factors() local
890 } div[SUNXI_DIVS_MAX_QTY]; member
|
| A D | clk-sun9i-cpus.c | 36 #define SUN9I_CPUS_DIV_SET(reg, div) ((reg & ~SUN9I_CPUS_DIV_MASK) | \ argument
42 #define SUN9I_CPUS_PLL4_DIV_SET(reg, div) ((reg & ~SUN9I_CPUS_PLL4_DIV_MASK) | \ argument
75 u8 div, pre_div = 1; in sun9i_a80_cpus_clk_round() local
157 u8 div, pre_div, parent; in sun9i_a80_cpus_clk_set_rate() local
|
| /linux/drivers/gpu/drm/mcde/ |
| A D | mcde_clk_div.c | 46 int best_div = 1, div; in mcde_clk_div_choose_div() local
76 int div = mcde_clk_div_choose_div(hw, rate, prate, true); in mcde_clk_div_round_rate() local
87 int div; in mcde_clk_div_recalc_rate() local
112 int div = mcde_clk_div_choose_div(hw, rate, &prate, false); in mcde_clk_div_set_rate() local
|
| /linux/drivers/clk/tegra/ |
| A D | clk-divider.c | 24 int div; in get_div() local
40 int div, mul; in clk_frac_div_recalc_rate() local
65 int div, mul; in clk_frac_div_round_rate() local
84 int div; in clk_frac_div_set_rate() local
|
| A D | clk-tegra20-emc.c | 58 u32 val, div; in emc_recalc_rate() local
76 u32 val, div; in emc_set_parent() local
106 u32 val, div; in emc_set_rate() local
139 u32 val, div; in emc_set_rate_and_parent() local
176 int div; in emc_determine_rate() local
|
| /linux/drivers/clk/actions/ |
| A D | owl-divider.c | 29 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_round_rate() local
55 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_recalc_rate() local
84 struct owl_divider *div = hw_to_owl_divider(hw); in owl_divider_set_rate() local
|
| /linux/drivers/clk/sprd/ |
| A D | div.c | 13 const struct sprd_div_internal *div, in sprd_div_helper_round_rate()
32 const struct sprd_div_internal *div, in sprd_div_helper_recalc_rate()
56 const struct sprd_div_internal *div, in sprd_div_helper_set_rate()
|
| /linux/drivers/clk/at91/ |
| A D | clk-sam9x60-pll.c | 50 u8 div; member
337 static void sam9x60_div_pll_set_div(struct sam9x60_pll_core *core, u32 div, in sam9x60_div_pll_set_div()
358 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_set() local
431 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_recalc_rate() local
491 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_set_rate() local
502 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_set_rate_chg() local
530 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_save_context() local
540 struct sam9x60_div *div = to_sam9x60_div(core); in sam9x60_div_pll_restore_context() local
549 struct sam9x60_div *div = notifier_div; in sam9x60_div_pll_notifier_fn() local
700 struct sam9x60_div *div; in sam9x60_clk_register_div_pll() local
|
| A D | clk-master.c | 39 u8 div; member
87 u8 div; in clk_master_div_recalc_rate() local
118 unsigned int mckr, div; in clk_master_div_save_context() local
139 u8 div; in clk_master_div_restore_context() local
163 unsigned long parent_rate, int div) in clk_master_div_set()
255 unsigned int mckr, div, new_div = 0; in clk_master_div_notifier_fn() local
358 u32 div) in clk_sama7g5_master_best_diff()
693 unsigned int div, i; in clk_sama7g5_master_determine_rate() local
791 unsigned int div = master->div << MASTER_DIV_SHIFT; in clk_sama7g5_master_set() local
859 unsigned long div, flags; in clk_sama7g5_master_set_rate() local
|
| /linux/drivers/clk/mvebu/ |
| A D | orion.c | 60 int *mult, int *div) in mv88f5181_get_clk_ratio()
128 int *mult, int *div) in mv88f5182_get_clk_ratio()
185 int *mult, int *div) in mv88f5281_get_clk_ratio()
251 int *mult, int *div) in mv88f6183_get_clk_ratio()
|
| /linux/drivers/pwm/ |
| A D | pwm-rcar.c | 76 u64 div, tmp; in rcar_pwm_get_clock_division() local
90 unsigned int div) in rcar_pwm_set_clock_control()
106 static int rcar_pwm_set_counter(struct rcar_pwm_chip *rp, int div, int duty_ns, in rcar_pwm_set_counter()
167 int div, ret; in rcar_pwm_apply() local
|
| /linux/drivers/gpu/drm/pl111/ |
| A D | pl111_display.c | 447 int best_div = 1, div; in pl111_clk_div_choose_div() local
477 int div = pl111_clk_div_choose_div(hw, rate, prate, true); in pl111_clk_div_round_rate() local
488 int div; in pl111_clk_div_recalc_rate() local
506 int div = pl111_clk_div_choose_div(hw, rate, &prate, false); in pl111_clk_div_set_rate() local
538 struct clk_hw *div = &priv->clk_div; in pl111_init_clock_divider() local
|