Home
last modified time | relevance | path

Searched defs:fbdiv (Results 1 – 20 of 20) sorted by relevance

/u-boot/drivers/clk/analogbits/
A Dwrpll-cln28hpc.c227 u8 fbdiv, divq, best_r, r; in wrpll_configure_for_rate() local
333 u8 fbdiv; in wrpll_calc_output_rate() local
/u-boot/drivers/video/rockchip/
A Drk_mipi.c201 u64 fbdiv; in rk_mipi_phy_enable() local
/u-boot/drivers/clk/rockchip/
A Dclk_rk3128.c82 u32 ref_khz = OSC_HZ / 1000, refdiv, fbdiv = 0; in pll_para_config() local
245 u32 refdiv, fbdiv, postdiv1, postdiv2; in rkclk_pll_get_rate() local
A Dclk_rk3036.c177 uint32_t refdiv, fbdiv, postdiv1, postdiv2; in rkclk_pll_get_rate() local
A Dclk_pll.c254 u32 refdiv, fbdiv, postdiv1, postdiv2, dsmpd, frac; in rk3036_pll_get_rate() local
A Dclk_rk322x.c179 uint32_t refdiv, fbdiv, postdiv1, postdiv2; in rkclk_pll_get_rate() local
A Dclk_px30.c101 u32 ref_khz = OSC_HZ / KHz, refdiv, fbdiv = 0; in pll_clk_set_by_auto() local
264 u32 refdiv, fbdiv, postdiv1, postdiv2; in rkclk_pll_get_rate() local
A Dclk_rv1108.c126 uint32_t refdiv, fbdiv, postdiv1, postdiv2; in rkclk_pll_get_rate() local
A Dclk_rk3399.c42 u32 fbdiv; member
370 u32 ref_khz = OSC_HZ / KHz, refdiv, fbdiv = 0; in pll_para_config() local
A Dclk_rk3328.c27 u32 fbdiv; member
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dclock.h71 unsigned int fbdiv; member
A Dcru_rk3036.h60 u32 fbdiv; member
A Dcru_rk3128.h67 u32 fbdiv; member
A Dcru_rk322x.h61 u32 fbdiv; member
A Dcru_rv1108.h57 u32 fbdiv; member
A Dcru_px30.h102 unsigned int fbdiv; member
/u-boot/drivers/clk/
A Dclk-hsdk-cgu.c196 const u8 fbdiv; member
427 u32 idiv, fbdiv, odiv; in pll_get() local
A Dclk_versal.c385 u32 fbdiv; in versal_clock_get_pll_rate() local
/u-boot/drivers/ram/rockchip/
A Dsdram_rk3328.c78 unsigned int refdiv, postdiv1, postdiv2, fbdiv; in rkclk_set_dpll() local
A Dsdram_px30.c156 unsigned int refdiv, postdiv1, postdiv2, fbdiv; in rkclk_set_dpll() local

Completed in 42 milliseconds