Home
last modified time | relevance | path

Searched defs:mul (Results 1 – 10 of 10) sorted by relevance

/u-boot/arch/arm/mach-at91/arm920t/
A Dclock.c44 unsigned i, div = 0, mul = 0, diff = 1 << 30; in at91_pll_calc() local
93 unsigned mul, div; in at91_pll_rate() local
/u-boot/include/linux/
A Dmath64.h150 static inline u64 mul_u64_u32_shr(u64 a, u32 mul, unsigned int shift) in mul_u64_u32_shr()
157 static inline u64 mul_u64_u64_shr(u64 a, u64 mul, unsigned int shift) in mul_u64_u64_shr()
166 static inline u64 mul_u64_u32_shr(u64 a, u32 mul, unsigned int shift) in mul_u64_u32_shr()
229 static inline u64 mul_u64_u32_div(u64 a, u32 mul, u32 divisor) in mul_u64_u32_div()
/u-boot/arch/arm/mach-at91/arm926ejs/
A Dclock.c44 unsigned i, div = 0, mul = 0, diff = 1 << 30; in at91_pll_calc() local
101 unsigned mul, div; in at91_pll_rate() local
/u-boot/drivers/clk/
A Dclk_boston.c32 uint32_t in_rate, mul, div; in clk_boston_get_rate() local
A Dclk_pic32.c286 u32 v, idiv, mul; in pic32_get_mpll_rate() local
A Dclk_zynq.c136 u32 clk_ctrl, reset, pwrdwn, mul, bypass; in zynq_clk_get_pll_rate() local
A Dclk_zynqmp.c349 u32 clk_ctrl, reset, mul; in zynqmp_clk_get_pll_rate() local
/u-boot/arch/arm/mach-at91/armv7/
A Dclock.c43 unsigned mul, div; in at91_pll_rate() local
/u-boot/drivers/clk/at91/
A Dclk-sam9x60-pll.c59 static long sam9x60_frac_pll_compute_mul_frac(u32 *mul, u32 *frac, ulong rate, in sam9x60_frac_pll_compute_mul_frac()
145 u32 mul, frac, val; in sam9x60_frac_pll_get_rate() local
/u-boot/drivers/clk/aspeed/
A Dclk_ast2600.c145 uint32_t mul = 1, div = 1; in ast2600_get_pll_rate() local

Completed in 14 milliseconds