Home
last modified time | relevance | path

Searched defs:parents (Results 1 – 15 of 15) sorted by relevance

/u-boot/drivers/clk/ti/
A Dclk-mux.c19 struct clk_bulk parents; member
28 static struct clk *clk_ti_mux_get_parent_by_index(struct clk_bulk *parents, in clk_ti_mux_get_parent_by_index()
40 static int clk_ti_mux_get_parent_index(struct clk_bulk *parents, in clk_ti_mux_get_parent_index()
/u-boot/drivers/clk/imx/
A Dclk.h120 const char * const *parents, int num_parents, in imx_clk_mux_flags()
130 const char * const *parents, in imx_clk_mux2_flags()
139 u8 shift, u8 width, const char * const *parents, in imx_clk_mux()
150 const char * const *parents, int num_parents) in imx_clk_busy_mux()
158 u8 shift, u8 width, const char * const *parents, in imx_clk_mux2()
/u-boot/drivers/clk/meson/
A Dgxbb.c451 int *parents; in meson_mux_get_parent() local
499 int *parents; in meson_mux_set_parent() local
575 int parents[] = { in meson_clk81_get_rate() local
A Dg12a.c440 int *parents; in meson_mux_get_parent() local
492 int *parents; in meson_mux_set_parent() local
573 int parents[] = { in meson_clk81_get_rate() local
A Daxg.c88 int parents[] = { in meson_clk81_get_rate() local
/u-boot/include/
A Dsandbox-clk.h78 const char * const *parents, in sandbox_clk_mux()
/u-boot/drivers/clk/at91/
A Dsckc.c128 const char *parents[2]; in at91_sam9x60_sckc_probe() local
/u-boot/tools/buildman/
A Dbuilderthread.py18 def Mkdir(dirname, parents = False): argument
/u-boot/drivers/clk/
A Dclk_versal.c220 static int versal_pm_clock_get_parents(u32 clock_id, u32 index, u32 *parents) in versal_pm_clock_get_parents()
297 static int __versal_clock_get_parents(struct clock_parent *parents, u32 *data, in __versal_clock_get_parents()
324 static int versal_clock_get_parents(u32 clk_id, struct clock_parent *parents, in versal_clock_get_parents()
/u-boot/drivers/phy/
A Dphy-ti-am654.c92 struct clk_bulk parents; member
/u-boot/drivers/clk/rockchip/
A Dclk_rk3368.c214 } parents[] = { in rk3368_mmc_find_best_rate_and_parent() local
/u-boot/drivers/clk/kendryte/
A Dclk.c254 #define MUX_PARENTS(id, parents, _off, _shift, _width) \ argument
/u-boot/drivers/clk/mvebu/
A Darmada-37xx-periph.c54 ulong parents[MAX_PARENTS]; member
/u-boot/scripts/kconfig/
A Dgconf.c59 static GtkTreeIter *parents[256]; variable
/u-boot/arch/arm/include/asm/arch-tegra/
A Dbpmp_abi.h888 uint32_t parents[MRQ_CLK_MAX_PARENTS]; member

Completed in 25 milliseconds