Home
last modified time | relevance | path

Searched defs:pwr_lvl (Results 1 – 18 of 18) sorted by relevance

/trusted-firmware-a/include/plat/arm/common/
A Dplat_arm.h132 #define arm_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
135 #define arm_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
142 #define arm_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
147 #define arm_make_pwrstate_lvl2(lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
/trusted-firmware-a/plat/qemu/common/
A Dqemu_pm.c29 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
33 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
40 #define qemu_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
/trusted-firmware-a/plat/qemu/qemu_sbsa/
A Dsbsa_pm.c36 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
40 #define qemu_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
47 #define qemu_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
/trusted-firmware-a/plat/mediatek/mt8173/include/
A Dmt8173_def.h118 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
121 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
129 #define mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
135 lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
/trusted-firmware-a/plat/rpi/common/
A Drpi3_pm.c27 #define rpi3_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
33 #define rpi3_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
40 #define rpi3_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
/trusted-firmware-a/plat/imx/common/
A Dimx8_psci.c35 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state() local
/trusted-firmware-a/plat/mediatek/mt8183/
A Dplat_pm.c53 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
58 #define mtk_make_pwrstate_lvl0(lvl0_state, pwr_lvl, type) \ argument
66 #define mtk_make_pwrstate_lvl1(lvl1_state, lvl0_state, pwr_lvl, type) \ argument
72 lvl2_state, lvl1_state, lvl0_state, pwr_lvl, type) \ argument
485 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in plat_mtk_validate_power_state() local
/trusted-firmware-a/plat/imx/imx8m/imx8mq/
A Dimx8mq_psci.c22 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state() local
/trusted-firmware-a/plat/arm/common/
A Darm_pm.c28 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in arm_validate_power_state() local
/trusted-firmware-a/plat/hisilicon/hikey/
A Dhikey_pm.c218 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in hikey_validate_power_state() local
/trusted-firmware-a/plat/imx/imx8m/
A Dimx8m_psci_common.c70 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state() local
/trusted-firmware-a/lib/psci/
A Dpsci_stat.c47 static int get_stat_idx(plat_local_state_t local_state, unsigned int pwr_lvl) in get_stat_idx()
/trusted-firmware-a/plat/brcm/board/stingray/src/
A Dbrcm_pm_ops.c348 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in brcm_validate_power_state() local
/trusted-firmware-a/plat/hisilicon/hikey960/
A Dhikey960_pm.c142 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in hikey960_validate_power_state() local
/trusted-firmware-a/plat/renesas/common/
A Dplat_pm.c251 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rcar_validate_power_state() local
/trusted-firmware-a/plat/rockchip/common/
A Dplat_pm.c136 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rockchip_validate_power_state() local
/trusted-firmware-a/plat/mediatek/mt8173/
A Dplat_pm.c473 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in plat_validate_power_state() local
/trusted-firmware-a/plat/marvell/armada/a8k/common/
A Dplat_pm.c347 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in a8k_validate_power_state() local

Completed in 19 milliseconds