Home
last modified time | relevance | path

Searched defs:reg_val (Results 1 – 25 of 43) sorted by relevance

12

/u-boot/include/
A Dbitfield.h49 static inline uint bitfield_extract(uint reg_val, uint shift, uint width) in bitfield_extract()
58 static inline uint bitfield_replace(uint reg_val, uint shift, uint width, in bitfield_replace()
73 static inline uint bitfield_extract_by_mask(uint reg_val, uint mask) in bitfield_extract_by_mask()
84 static inline uint bitfield_replace_by_mask(uint reg_val, uint mask, in bitfield_replace_by_mask()
/u-boot/drivers/video/tegra124/
A Dsor.c116 u32 reg_val; in tegra_dc_sor_set_power_state() local
147 u32 reg_val; in tegra_dc_sor_set_dp_linkctl() local
183 u32 reg_val; in tegra_dc_sor_enable_lane_sequencer() local
218 u32 reg_val; in tegra_dc_sor_power_dplanes() local
248 u32 reg_val; in tegra_dc_sor_set_panel_power() local
280 u32 reg_val; in tegra_dc_sor_set_dp_mode() local
329 u32 reg_val; in tegra_dc_sor_io_set_dpd() local
376 u32 reg_val; in tegra_dc_sor_set_internal_panel() local
393 u32 reg_val; in tegra_dc_sor_read_link_config() local
431 u32 reg_val; in tegra_dc_sor_set_lane_count() local
[all …]
/u-boot/drivers/usb/musb-new/
A Dsunxi.c102 static u32 USBC_WakeUp_ClearChangeDetect(u32 reg_val) in USBC_WakeUp_ClearChangeDetect()
115 u32 reg_val; in USBC_EnableIdPullUp() local
125 u32 reg_val; in USBC_EnableDpDmPullUp() local
135 u32 reg_val; in USBC_ForceIdToLow() local
146 u32 reg_val; in USBC_ForceIdToHigh() local
157 u32 reg_val; in USBC_ForceVbusValidToLow() local
168 u32 reg_val; in USBC_ForceVbusValidToHigh() local
/u-boot/drivers/mtd/nand/raw/
A Dtegra_nand.c122 u32 reg_val; in nand_waitfor_cmd_completion() local
212 int reg_val; in nand_dev_ready() local
244 u32 reg_val; in nand_clear_interrupt_status() local
396 u32 reg_val; in check_ecc_error() local
440 u32 reg_val; in start_command() local
471 struct fdt_nand *config, u32 *reg_val) in set_bus_width_page_size()
513 u32 reg_val; in nand_rw_page() local
729 u32 reg_val; in nand_rw_oob() local
861 u32 reg_val, clk_rate, clk_period, time_val; in setup_timing() local
A Darasan_nfc.c276 u32 reg_val; in arasan_nand_select_chip() local
292 u32 reg_val; in arasan_nand_enable_ecc() local
340 u32 reg_val, i, pktsize, pktnum; in arasan_nand_read_page() local
519 u32 reg_val, i, pktsize, pktnum; in arasan_nand_write_page_hwecc() local
712 u32 reg_val, page; in arasan_nand_send_wrcmd() local
757 u32 reg_val; in arasan_nand_write_buf() local
810 u32 reg_val, page; in arasan_nand_erase() local
868 u32 reg_val; in arasan_nand_read_status() local
922 u32 reg_val, addr_cycles, page; in arasan_nand_send_rdcmd() local
975 u32 reg_val, i; in arasan_nand_read_buf() local
A Dkmeter1_nand.c51 u8 reg_val = read_mode(); in kpn_nand_hwcontrol() local
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun4i.c68 u32 reg_val; in mctl_ddr3_reset() local
241 u32 reg_val; in mctl_setup_dram_clock() local
389 u32 reg_val; in dramc_scan_readpipe() local
515 u32 reg_val; in mctl_set_impedance() local
566 u32 reg_val; in dramc_init_helper() local
A Dcpu_info.c121 uint32_t reg_val; in sun8i_efuse_read() local
A Ddram_sunxi_dw.c312 u32 reg_val; in mctl_h3_zq_calibration_quirk() local
370 u32 reg_val; in mctl_v3s_zq_calibration_quirk() local
A Ddram_sun8i_a83t.c92 u32 reg_val; in auto_set_timing_para() local
A Ddram_sun8i_a33.c92 u32 reg_val; in auto_set_timing_para() local
/u-boot/drivers/power/regulator/
A Dsandbox.c82 uint8_t reg_val; in out_get_value() local
109 uint8_t reg_val; in out_set_value() local
144 uint8_t reg_val; in out_get_mode() local
170 int reg_val = -1; in out_set_mode() local
/u-boot/drivers/net/phy/
A Dmscc.c297 u16 reg_val; in vsc8584_cmd() local
1020 u16 reg_val; in mscc_vsc8531_vsc8541_init_scripts() local
1129 u16 reg_val = 0; in mscc_phy_soft_reset() local
1156 u16 reg_val = 0; in vsc8531_vsc8541_mac_config() local
1228 u16 reg_val; in vsc8531_vsc8541_clkout_config() local
1269 u16 reg_val; in vsc8531_vsc8541_clk_skew_config() local
1300 u16 reg_val; in vsc8531_config() local
1359 u16 reg_val; in vsc8541_config() local
1419 u16 reg_val; in vsc8584_config_init() local
A Dbroadcom.c40 int reg_val; in bcm_phy_write_misc() local
/u-boot/arch/arm/mach-imx/mx7/
A Dddr.c140 u32 reg_val, field_val; in imx_ddr_size() local
/u-boot/drivers/ata/
A Dahci_sunxi.c21 u32 reg_val; in sunxi_ahci_phy_init() local
/u-boot/drivers/ddr/marvell/a38x/
A Dmv_ddr_plat.c249 u32 reg_val = data; in dunit_write() local
571 u32 reg_val; in is_prfa_done() local
592 u32 reg_val = ((data & PRFA_DATA_MASK) << PRFA_DATA_OFFS) | in prfa_write() local
616 u32 i, reg_val; in prfa_read() local
1212 u32 reg_val; in mv_ddr_pre_training_soc_config() local
1321 u32 reg_val; in mv_ddr_post_training_soc_config() local
/u-boot/arch/arm/mach-exynos/
A Dlowlevel_init.c68 uint32_t val, reg_val; in low_power_start() local
/u-boot/arch/arm/mach-mvebu/serdes/a38x/
A Dsys_env_lib.h111 #define REF_CLK_SELECTOR_VAL_PEX0(reg_val) (reg_val >> 2) & 0x1 argument
112 #define REF_CLK_SELECTOR_VAL_PEX1(reg_val) (reg_val >> 3) & 0x1 argument
113 #define REF_CLK_SELECTOR_VAL_PEX2(reg_val) (reg_val >> 30) & 0x1 argument
114 #define REF_CLK_SELECTOR_VAL_PEX3(reg_val) (reg_val >> 31) & 0x1 argument
115 #define REF_CLK_SELECTOR_VAL(reg_val) (reg_val & 0x1) argument
/u-boot/arch/arm/mach-omap2/
A Dvc.c101 u32 reg_val; in omap_vc_bypass_send_value() local
/u-boot/arch/arm/mach-zynq/
A Dslcr.c127 u32 reg_val; in zynq_slcr_devcfg_disable() local
/u-boot/board/freescale/ls2080aqds/
A Deth.c118 u8 reg_val[6] = {0x18, 0x38, 0x4, 0x14, 0xb5, 0x20}; in sgmii_configure_repeater() local
268 u8 reg_val[6] = {0x18, 0x38, 0x4, 0x14, 0xb5, 0x20}; in qsgmii_configure_repeater() local
/u-boot/board/freescale/ls1088a/
A Deth_ls1088aqds.c109 u8 reg_val[6] = {0x18, 0x38, 0x4, 0x14, 0xb5, 0x20}; in sgmii_configure_repeater() local
248 u8 reg_val[6] = {0x18, 0x38, 0x4, 0x14, 0xb5, 0x20}; in qsgmii_configure_repeater() local
/u-boot/drivers/w1/
A Dmxc_w1.c134 u16 reg_val; in mxc_w1_reset() local
/u-boot/drivers/net/
A Dcortina_ni.c105 u32 reg_addr, reg_val; in ca_mdio_write() local
166 u32 reg_addr, reg_val; in ca_mdio_read() local

Completed in 41 milliseconds

12