Home
last modified time | relevance | path

Searched defs:source (Results 1 – 25 of 36) sorted by relevance

12

/u-boot/lib/zlib/
A Duncompr.c27 int ZEXPORT uncompress2(dest, destLen, source, sourceLen) in uncompress2() argument
90 int ZEXPORT uncompress(dest, destLen, source, sourceLen) in uncompress() argument
/u-boot/fs/squashfs/
A Dsqfs_decompressor.c96 unsigned long dest_len, void *source, u32 src_len) in sqfs_zstd_decompress()
111 unsigned long *dest_len, void *source, u32 src_len) in sqfs_decompress()
/u-boot/arch/arm/mach-tegra/
A Dclock.c166 void clock_ll_set_source_divisor(enum periph_id periph_id, unsigned source, in clock_ll_set_source_divisor()
184 unsigned source) in clock_ll_set_source_bits()
234 void clock_ll_set_source(enum periph_id periph_id, unsigned source) in clock_ll_set_source()
409 static int adjust_periph_pll(enum periph_id periph_id, int source, in adjust_periph_pll()
431 int source; in clock_get_periph_parent() local
446 int mux_bits, divider_bits, source; in clock_adjust_periph_pll_div() local
715 int source, mux_bits, divider_bits; in clock_init() local
/u-boot/arch/arm/mach-tegra/tegra20/
A Dcrypto.c139 int sign_data_block(u8 *source, unsigned length, u8 *signature) in sign_data_block()
A Dwarmboot.c284 u8 *source; /* Pointer to source */ in sign_wb_code() local
/u-boot/drivers/net/qe/
A Duccf.c102 int source = -1; in ucc_set_clk_src() local
A Ddm_qe_uec.c933 enum qe_clock qe_clock_source(const char *source) in qe_clock_source()
/u-boot/drivers/qe/
A Duccf.c103 int source = -1; in ucc_set_clk_src() local
/u-boot/arch/arm/mach-meson/
A Dboard-common.c113 const char *source; in meson_set_boot_source() local
/u-boot/arch/arm/mach-snapdragon/
A Dclock-snapdragon.c79 int div, int m, int n, int source) in clk_rcg_set_rate_mnd()
/u-boot/drivers/clk/at91/
A Dcompat.c288 struct clk source; in at91_plladiv_clk_get_rate() local
307 struct clk source; in at91_plladiv_clk_set_rate() local
905 struct clk source; in at91_usb_clk_get_rate() local
927 struct clk source, best_source; in at91_usb_clk_set_rate() local
/u-boot/board/freescale/s32v234evb/
A Dclock.c159 static void aux_source_clk_config(uintptr_t cgm_addr, u8 ac, u32 source) in aux_source_clk_config()
/u-boot/doc/sphinx/
A Dcdomain.py101 def c_markups(app, docname, source): argument
/u-boot/lib/
A Dlz4.c68 const char* const source, in LZ4_decompress_generic()
/u-boot/fs/jffs2/
A Dmini_inflate.c350 long decompress_block(unsigned char *dest, unsigned char *source, in decompress_block()
/u-boot/tools/
A Dsunxi-spl-image-builder.c31 const char *source; member
/u-boot/arch/mips/include/asm/
A Dmipsregs.h1315 #define ___read_32bit_c0_register(source, sel, vol) \ argument
1352 #define __read_32bit_c0_register(source, sel) \ argument
1358 #define __read_64bit_c0_register(source, sel) \ argument
1420 #define __read_32bit_c0_ctrl_register(source) \ argument
1439 #define __read_64bit_c0_split(source, sel, vol) \ argument
1465 #define __write_64bit_c0_split(source, sel, val) \ argument
1512 #define __readx_32bit_c0_register(source, sel) \ argument
1966 #define __read_32bit_gc0_register(source, sel) \ argument
1979 #define __read_64bit_gc0_register(source, sel) \ argument
2263 #define read_32bit_cp1_register(source) \ argument
[all …]
/u-boot/net/
A Deth-uclass.c514 char *source = "DT"; in eth_post_probe() local
/u-boot/drivers/video/
A Dbus_vcxk.c212 void vcxk_loadimage(ulong source) in vcxk_loadimage()
/u-boot/arch/arm/mach-tegra/tegra124/
A Dclock.c673 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
1075 int mux_bits, divider_bits, source; in clock_set_display_rate() local
/u-boot/drivers/net/
A De1000_spi.c438 const void *source; in do_e1000_spi_program() local
A Daltera_tse.h62 u32 source; /* the address of data to be read. */ member
/u-boot/arch/x86/lib/
A Dacpi_table.c105 u8 bus, u8 source, u32 gsirq, u16 flags) in acpi_create_madt_irqoverride()
/u-boot/arch/arm/mach-tegra/tegra114/
A Dclock.c527 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
/u-boot/arch/arm/include/asm/arch-s32v234/
A Dmc_cgm_regs.h51 #define MC_CGM_ACn_SEL_SET(source) (MC_CGM_ACn_SEL_MASK & (((source) & 0x7) << MC_CGM_ACn_SEL_OFFS… argument

Completed in 78 milliseconds

12