Home
last modified time | relevance | path

Searched refs:ARM_IDLECT2 (Results 1 – 5 of 5) sorted by relevance

/linux/arch/arm/mach-omap1/
A Dpm.c147 omap_readl(ARM_IDLECT2)); in omap1_pm_idle()
271 ARM_SAVE(ARM_IDLECT2); in omap1_pm_suspend()
295 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
349 omap_writew(omap_readw(ARM_IDLECT2) | 1 << EN_APICK, ARM_IDLECT2); in omap1_pm_suspend()
420 ARM_SAVE(ARM_IDLECT2); in omap_pm_debug_show()
475 ARM_SHOW(ARM_IDLECT2), in omap_pm_debug_show()
A Dclock_data.c98 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
132 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
151 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
162 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
175 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
188 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
347 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
360 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
385 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
399 .enable_reg = OMAP1_IO_ADDRESS(ARM_IDLECT2),
[all …]
A Dsleep.S92 @ load base address of ARM_IDLECT1 and ARM_IDLECT2
129 @ reset the ARM_IDLECT1 and ARM_IDLECT2.
177 @ load base address of ARM_IDLECT1 and ARM_IDLECT2
247 @ Load base address of ARM_IDLECT1 and ARM_IDLECT2
357 @ Restore the ARM_IDLECT1 and ARM_IDLECT2.
/linux/arch/arm/mach-omap1/include/mach/
A Dhardware.h109 #define ARM_IDLECT2 (CLKGEN_REG_BASE + 0x8) macro
/linux/drivers/video/fbdev/omap/
A Dsossi.c602 l = omap_readl(ARM_IDLECT2); in sossi_init()
604 omap_writel(l, ARM_IDLECT2); in sossi_init()

Completed in 9 milliseconds