Home
last modified time | relevance | path

Searched refs:AR_SREV_9300_20_OR_LATER (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/net/wireless/ath/ath9k/
A Dreg.h891 #define AR_SREV_9300_20_OR_LATER(_ah) \ macro
1178 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4050 : 0x404c))
1201 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4058 : 0x4050))
1206 (AR_SREV_9300_20_OR_LATER(ah) ? 0x405c : 0x4054))
1225 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4060 : 0x4058))
1232 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4064 : 0x405c))
1241 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4068 : 0x4060))
1243 (AR_SREV_9300_20_OR_LATER(ah) ? 0x406c : 0x4064))
1245 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4070 : 0x4068))
1260 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4088 : 0x4080))
[all …]
A Dhw.c405 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_config()
477 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_defaults()
546 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
559 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_attach_ops()
1202 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_dma()
1262 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_dma()
1421 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_reset()
2068 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_reset()
2129 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_set_power_sleep()
2173 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_set_power_network_sleep()
[all …]
A Dbtcoex.c79 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_btcoex_hw()
152 } else if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_init_scheme()
283 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_set_weight()
339 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_enable_3wire()
428 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_btcoex_disable()
438 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_disable()
456 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_bt_stomp()
A Dani.c193 else if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
198 else if (!AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_set_ofdm_nil()
206 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_ofdm_nil()
263 if (!AR_SREV_9300_20_OR_LATER(ah) || AR_SREV_9485(ah) || in ath9k_hw_set_cck_nil()
484 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_ani_init()
498 ani->mrcCCK = AR_SREV_9300_20_OR_LATER(ah) ? true : false; in ath9k_hw_ani_init()
A Drng.c117 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_rng_start()
A Dmac.c461 if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_resettxqueue()
504 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_resettxqueue()
713 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_stopdmarecv()
948 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_set_interrupts()
A Dcommon-init.c198 else if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_cmn_setup_ht_cap()
A Deeprom.c675 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_eeprom_init()
A Dmain.c224 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath_prepare_reset()
714 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_start()
2326 if (AR_SREV_9300_20_OR_LATER(ah)) in validate_antenna_mask()
A Dar9003_calib.c321 if (AR_SREV_9300_20_OR_LATER(ah)) { in ar9003_hw_init_cal_settings()
A Ddebug.c980 max_reg_offset = AR_SREV_9300_20_OR_LATER(sc->sc_ah) ? 0x8800 : 0xb500; in open_file_regdump()
A Dxmit.c1146 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath_get_rate_txpower()

Completed in 41 milliseconds