Home
last modified time | relevance | path

Searched refs:AUX_SW_CONTROL (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_aux.h38 SRI(AUX_SW_CONTROL, DP_AUX, id), \
47 SRI(AUX_SW_CONTROL, DP_AUX, id), \
57 uint32_t AUX_SW_CONTROL; member
98 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
99 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
100 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
122 AUX_SF(AUX_SW_CONTROL, AUX_SW_START_DELAY, mask_sh),\
123 AUX_SF(AUX_SW_CONTROL, AUX_SW_WR_BYTES, mask_sh),\
124 AUX_SF(AUX_SW_CONTROL, AUX_SW_GO, mask_sh),\
A Ddce_aux.c239 REG_UPDATE_2(AUX_SW_CONTROL, in submit_channel_request()
278 REG_UPDATE(AUX_SW_CONTROL, AUX_SW_GO, 1); in submit_channel_request()
/linux/drivers/gpu/drm/radeon/
A Dradeon_dp_auxch.c113 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
115 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
148 WREG32(AUX_SW_CONTROL + aux_offset[instance], in radeon_dp_aux_transfer_native()
A Dnid.h836 #define AUX_SW_CONTROL 0x6204 macro

Completed in 14 milliseconds