Home
last modified time | relevance | path

Searched refs:BIT12 (Results 1 – 16 of 16) sorted by relevance

/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_hw.h130 #define RCR_FILTER_MASK (BIT0 | BIT1 | BIT2 | BIT3 | BIT5 | BIT12 | \
144 #define RCR_AICV BIT12
216 #define IMR_RXFOVW BIT12
243 #define TPPoll_StopVO BIT12
373 #define RRSR_MCS0 BIT12
/linux/drivers/staging/rtl8723bs/include/
A Dhal_com_reg.h620 #define RRSR_MCS0 BIT12
764 #define IMR_RXFOVW BIT12 /* Receive FIFO Overflow */
780 #define IMR_BcnInt_E BIT12
812 #define PHIMR_ATIM_CTW_END BIT12
863 #define UHIMR_CTW_END BIT12
888 #define UHIMR_ATIMEND BIT12
917 #define IMR_ATIMEND_88E BIT12 /* CTWidnow End or ATIM Window End */
1011 #define RCR_ACF BIT12 /* Accept control type frame. Control frames BA, BAR, and PS-Poll (when …
A Drtl8723b_spec.h203 #define IMR_ATIMEND_8723B BIT12 /* CTWidnow End or ATIM Window End */
A Dosdep_service.h29 #define BIT12 0x00001000 macro
A Drtw_mlme_ext.h56 #define DYNAMIC_BB_RXHP BIT12/* ODM_BB_RXHP */
/linux/drivers/net/wireless/realtek/rtlwifi/btcoexist/
A Dhalbt_precomp.h43 #define BIT12 0x00001000 macro
/linux/drivers/staging/rtl8192e/
A Drtl819x_Qos.h22 #define BIT12 0x00001000 macro
/linux/include/uapi/linux/
A Dsynclink.h31 #define BIT12 0x1000 macro
/linux/drivers/staging/rtl8723bs/hal/
A DHal8723BReg.h392 #define IMR_ATIMEND_8723B BIT12 /* CTWidnow End or ATIM Window End */
A Dodm.h378 ODM_BB_RXHP = BIT12,
A Dodm_DIG.c725 PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_CCK_FA_RST_11N, BIT12, 1); in odm_FalseAlarmCounterStatistics()
/linux/drivers/scsi/
A Ddc395x.h64 #define BIT12 0x00001000 macro
/linux/drivers/tty/
A Dsynclink_gt.c387 #define IRQ_TXIDLE BIT12
4209 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; in sync_mode()
4210 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; in sync_mode()
4211 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4212 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
4282 case HDLC_ENCODING_BIPHASE_MARK: val |= BIT12; break; in sync_mode()
4283 case HDLC_ENCODING_BIPHASE_SPACE: val |= BIT12 + BIT10; break; in sync_mode()
4284 case HDLC_ENCODING_BIPHASE_LEVEL: val |= BIT12 + BIT11; break; in sync_mode()
4285 case HDLC_ENCODING_DIFF_BIPHASE_LEVEL: val |= BIT12 + BIT11 + BIT10; break; in sync_mode()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
A Dreg.h370 #define RRSR_MCS0 BIT12
/linux/drivers/scsi/lpfc/
A Dlpfc_hw4.h744 #define LPFC_SLI4_INTR12 BIT12
/linux/drivers/char/pcmcia/
A Dsynclink_cs.c293 #define IRQ_UNDERRUN BIT12 // transmit data underrun

Completed in 83 milliseconds