Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_MMPLL (Results 1 – 21 of 21) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8135-clk.h112 #define CLK_APMIXED_MMPLL 5 macro
A Dmt8516-clk.h16 #define CLK_APMIXED_MMPLL 3 macro
A Dmt6765-clk.h15 #define CLK_APMIXED_MMPLL 5 macro
A Dmt8173-clk.h160 #define CLK_APMIXED_MMPLL 5 macro
A Dmt2712-clk.h23 #define CLK_APMIXED_MMPLL 11 macro
A Dmt6779-clk.h174 #define CLK_APMIXED_MMPLL 9 macro
A Dmt8183-clk.h17 #define CLK_APMIXED_MMPLL 6 macro
A Dmt2701-clk.h178 #define CLK_APMIXED_MMPLL 4 macro
A Dmt8192-clk.h305 #define CLK_APMIXED_MMPLL 4 macro
A Dmt8195-clk.h365 #define CLK_APMIXED_MMPLL 6 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8195-apmixedsys.c71 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x00e0, 0x00f0, 0xff000000,
A Dclk-mt8135.c618 …PLL(CLK_APMIXED_MMPLL, "mmpll", 0x254, 0x26c, 0xf0000001, HAVE_RST_BAR, 21, 0x254, 6, 0x0, 0x258, …
A Dclk-mt8516.c779 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0x00000001, 0,
A Dclk-mt2701.c943 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x230, 0x23c, 0x00000001, 0,
A Dclk-mt8167.c1025 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0x00000001, 0,
A Dclk-mt6779.c1205 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0280, 0x028C, BIT(0),
A Dclk-mt8173.c979 …PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x240, 0x24c, 0x00000001, 0, 21, 0x244, 24, 0x0, 0x244, 0, mmpll…
A Dclk-mt8183.c1146 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x0270, 0x027C, 0x00000001,
A Dclk-mt8192.c1166 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0360, 0x036c, 0xff000000,
A Dclk-mt2712.c1247 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0250, 0x0260, 0x00000101,
A Dclk-mt6765.c761 PLL(CLK_APMIXED_MMPLL, "mmpll", 0x025C, 0x0268, BIT(0),

Completed in 62 milliseconds