Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_MSDCPLL (Results 1 – 20 of 20) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8135-clk.h113 #define CLK_APMIXED_MSDCPLL 6 macro
A Dmt6797-clk.h111 #define CLK_APMIXED_MSDCPLL 4 macro
A Dmt6765-clk.h17 #define CLK_APMIXED_MSDCPLL 7 macro
A Dmt8173-clk.h161 #define CLK_APMIXED_MSDCPLL 6 macro
A Dmt2712-clk.h20 #define CLK_APMIXED_MSDCPLL 8 macro
A Dmt6779-clk.h172 #define CLK_APMIXED_MSDCPLL 7 macro
A Dmt8183-clk.h16 #define CLK_APMIXED_MSDCPLL 5 macro
A Dmt2701-clk.h179 #define CLK_APMIXED_MSDCPLL 5 macro
A Dmt8192-clk.h304 #define CLK_APMIXED_MSDCPLL 3 macro
A Dmt8195-clk.h362 #define CLK_APMIXED_MSDCPLL 3 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8195-apmixedsys.c65 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0710, 0x0720, 0,
A Dclk-mt8135.c619 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x278, 0x290, 0x80000001, 0, 21, 0x278, 6, 0x0, 0x27c, 0),
A Dclk-mt6797.c643 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0250, 0x025C, 0x00000121, 0, 21,
A Dclk-mt2701.c945 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x240, 0x24c, 0x00000001, 0,
A Dclk-mt6779.c1198 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0260, 0x026C, BIT(0),
A Dclk-mt8173.c980 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x250, 0x25c, 0x00000001, 0, 21, 0x250, 4, 0x0, 0x254, 0),
A Dclk-mt8183.c1142 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0250, 0x025C, 0x00000001,
A Dclk-mt8192.c1164 PLL_B(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0350, 0x035c, 0x00000000,
A Dclk-mt2712.c1241 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x0270, 0x027C, 0x00000101,
A Dclk-mt6765.c765 PLL(CLK_APMIXED_MSDCPLL, "msdcpll", 0x027C, 0x0288, BIT(0),

Completed in 52 milliseconds