Home
last modified time | relevance | path

Searched refs:CLK_DIV_MPLL_PRE (Results 1 – 4 of 4) sorted by relevance

/linux/arch/arm/boot/dts/
A Dexynos3250-artik5-eval.dts47 assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>, /* for: CLK_MOUT_SPI0 */
A Dexynos3250.dtsi312 assigned-clock-parents = <&cmu CLK_DIV_MPLL_PRE>;
/linux/include/dt-bindings/clock/
A Dexynos3250.h87 #define CLK_DIV_MPLL_PRE 68 macro
/linux/drivers/clk/samsung/
A Dclk-exynos3250.c344 DIV(CLK_DIV_MPLL_PRE, "div_mpll_pre", "sclk_mpll_mif", DIV_TOP, 28, 2),

Completed in 9 milliseconds