Searched refs:CLK_G3D (Results 1 – 14 of 14) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | exynos5250.h | 152 #define CLK_G3D 349 macro
|
| A D | s5pv210.h | 112 #define CLK_G3D 94 macro
|
| A D | exynos4.h | 114 #define CLK_G3D 276 macro
|
| A D | exynos5420.h | 182 #define CLK_G3D 501 macro
|
| A D | exynos3250.h | 188 #define CLK_G3D 182 macro
|
| /linux/drivers/clk/samsung/ |
| A D | clk-s5pv210.c | 630 GATE(CLK_G3D, "g3d", "dout_hclkm", CLK_GATE_IP0, 8, 0, 0),
692 GATE(CLK_G3D, "g3d", "dout_hclkd", CLK_GATE_IP0, 8, 0, 0),
|
| A D | clk-exynos5250.c | 546 GATE(CLK_G3D, "g3d", "div_aclk400_g3d", GATE_IP_G3D, 0,
|
| A D | clk-exynos3250.c | 613 GATE(CLK_G3D, "g3d", "div_aclk_200", GATE_IP_G3D, 0, 0, 0),
|
| A D | clk-exynos4.c | 728 GATE(CLK_G3D, "g3d", "aclk200", GATE_IP_G3D, 0, 0, 0),
|
| A D | clk-exynos5420.c | 1265 GATE(CLK_G3D, "g3d", "mout_user_aclk_g3d", GATE_IP_G3D, 9,
|
| /linux/arch/arm/boot/dts/ |
| A D | exynos4.dtsi | 402 * CLK_G3D is not actually bus clock but a IP-level clock.
405 clocks = <&clock CLK_G3D>,
|
| A D | exynos3250.dtsi | 482 clocks = <&cmu CLK_G3D>,
|
| A D | exynos5250.dtsi | 338 clocks = <&clock CLK_G3D>;
|
| A D | exynos5420.dtsi | 744 clocks = <&clock CLK_G3D>;
|
Completed in 25 milliseconds