Home
last modified time | relevance | path

Searched refs:CLK_I2C0 (Results 1 – 25 of 34) sorted by relevance

12

/linux/include/dt-bindings/clock/
A Dexynos5410.h40 #define CLK_I2C0 261 macro
A Dactions,s500-cmu.h39 #define CLK_I2C0 19 macro
A Dactions,s700-cmu.h74 #define CLK_I2C0 50 macro
A Dactions,s900-cmu.h56 #define CLK_I2C0 38 macro
A Dexynos5250.h97 #define CLK_I2C0 294 macro
A Ds5pv210.h169 #define CLK_I2C0 151 macro
A Dexynos4.h155 #define CLK_I2C0 317 macro
A Dexynos5420.h70 #define CLK_I2C0 261 macro
A Dexynos3250.h220 #define CLK_I2C0 214 macro
A Dsprd,sc9860-clk.h90 #define CLK_I2C0 7 macro
A Drk3568-cru.h20 #define CLK_I2C0 7 macro
/linux/Documentation/devicetree/bindings/i2c/
A Di2c-owl.yaml58 clocks = <&cmu CLK_I2C0>;
/linux/drivers/clk/samsung/
A Dclk-exynos5410.c201 GATE(CLK_I2C0, "i2c0", "aclk66", GATE_IP_PERIC, 6, 0, 0),
A Dclk-s5pv210.c581 GATE(CLK_I2C0, "i2c0", "dout_pclkp", CLK_GATE_IP3, 7, 0, 0),
A Dclk-exynos5250.c578 GATE(CLK_I2C0, "i2c0", "div_aclk66", GATE_IP_PERIC, 6, 0, 0),
A Dclk-exynos3250.c662 GATE(CLK_I2C0, "i2c0", "div_aclk_100", GATE_IP_PERIL, 6, 0, 0),
/linux/arch/arm64/boot/dts/actions/
A Ds700.dtsi183 clocks = <&cmu CLK_I2C0>;
A Ds900.dtsi195 clocks = <&cmu CLK_I2C0>;
/linux/arch/arm/boot/dts/
A Dowl-s500.dtsi199 clocks = <&cmu CLK_I2C0>;
A Dexynos5410.dtsi267 clocks = <&clock CLK_I2C0>;
A Ds5pv210.dtsi202 clocks = <&clocks CLK_I2C0>;
/linux/drivers/clk/actions/
A Dowl-s500.c483 [CLK_I2C0] = &i2c0_clk.common.hw,
A Dowl-s700.c539 [CLK_I2C0] = &clk_i2c0.common.hw,
A Dowl-s900.c635 [CLK_I2C0] = &i2c0_clk.common.hw,
/linux/drivers/clk/renesas/
A Dr9a06g032-clocks.c167 D_GATE(CLK_I2C0, "clk_i2c0", DIV_I2C, 0x1e6, 0x1e7, 0, 0, 0, 0, 0),

Completed in 40 milliseconds

12