Home
last modified time | relevance | path

Searched refs:CLK_INFRA_GCE (Results 1 – 15 of 15) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt6797-clk.h130 #define CLK_INFRA_GCE 10 macro
A Dmt8173-clk.h179 #define CLK_INFRA_GCE 4 macro
A Dmt2712-clk.h229 #define CLK_INFRA_GCE 1 macro
A Dmt6779-clk.h217 #define CLK_INFRA_GCE 9 macro
A Dmt8183-clk.h192 #define CLK_INFRA_GCE 8 macro
A Dmt8192-clk.h178 #define CLK_INFRA_GCE 7 macro
/linux/Documentation/devicetree/bindings/mailbox/
A Dmtk-gce.txt53 clocks = <&infracfg CLK_INFRA_GCE>;
/linux/drivers/clk/mediatek/
A Dclk-mt6797.c471 GATE_ICG0(CLK_INFRA_GCE, "infra_gce", "axi_sel", 9),
A Dclk-mt6779.c899 GATE_INFRA0(CLK_INFRA_GCE, "infra_gce",
A Dclk-mt8173.c635 GATE_ICG(CLK_INFRA_GCE, "infra_gce", "axi_sel", 6),
A Dclk-mt8183.c824 GATE_INFRA0(CLK_INFRA_GCE, "infra_gce",
A Dclk-mt8192.c967 GATE_INFRA0(CLK_INFRA_GCE, "infra_gce", "axi_sel", 8),
A Dclk-mt2712.c1011 GATE_INFRA(CLK_INFRA_GCE, "infra_gce", "axi_sel", 6),
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8173.dtsi620 clocks = <&infracfg CLK_INFRA_GCE>;
A Dmt8183.dtsi631 clocks = <&infracfg CLK_INFRA_GCE>;

Completed in 32 milliseconds