Searched refs:CLK_INFRA_MUX1_SEL (Results 1 – 5 of 5) sorted by relevance

/linux/include/dt-bindings/clock/
A D	mt7629-clk.h	121 #define CLK_INFRA_MUX1_SEL 0 macro
A D	mt7622-clk.h	125 #define CLK_INFRA_MUX1_SEL 0 macro
/linux/drivers/clk/mediatek/
A D	clk-mt7629.c	481 MUX(CLK_INFRA_MUX1_SEL, "infra_mux1_sel", infra_mux1_parents, 0x000,
A D	clk-mt7622.c	509 MUX(CLK_INFRA_MUX1_SEL, "infra_mux1_sel", infra_mux1_parents,
/linux/arch/arm64/boot/dts/mediatek/
A D	mt7622.dtsi	75 clocks = <&infracfg CLK_INFRA_MUX1_SEL>, 89 clocks = <&infracfg CLK_INFRA_MUX1_SEL>,

Completed in 9 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023