Home
last modified time | relevance | path

Searched refs:CLK_MFC (Results 1 – 15 of 15) sorted by relevance

/linux/include/dt-bindings/clock/
A Dexynos5250.h69 #define CLK_MFC 266 macro
A Ds5pv210.h110 #define CLK_MFC 92 macro
A Dexynos4.h111 #define CLK_MFC 273 macro
A Dexynos5420.h136 #define CLK_MFC 401 macro
A Dexynos3250.h184 #define CLK_MFC 178 macro
/linux/drivers/clk/samsung/
A Dclk-s5pv210.c628 GATE(CLK_MFC, "mfc", "dout_hclkm", CLK_GATE_IP0, 16, 0, 0),
690 GATE(CLK_MFC, "mfc", "dout_hclkd", CLK_GATE_IP0, 16, 0, 0),
A Dclk-exynos5250.c541 GATE(CLK_MFC, "mfc", "mout_aclk333_sub", GATE_IP_MFC, 0, 0, 0),
A Dclk-exynos3250.c605 GATE(CLK_MFC, "mfc", "div_aclk_200", GATE_IP_MFC, 0, 0, 0),
A Dclk-exynos4.c823 GATE(CLK_MFC, "mfc", "aclk100", GATE_IP_MFC, 0, 0, 0),
A Dclk-exynos5420.c1279 GATE(CLK_MFC, "mfc", "aclk333", GATE_IP_MFC, 0, 0, 0),
/linux/arch/arm/boot/dts/
A Dexynos4.dtsi443 clocks = <&clock CLK_MFC>, <&clock CLK_SCLK_MFC>;
893 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
904 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
A Dexynos5250.dtsi316 clocks = <&clock CLK_MFC>;
878 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
889 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
A Dexynos5420.dtsi197 clocks = <&clock CLK_MFC>;
1042 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
1053 clocks = <&clock CLK_SMMU_MFCR>, <&clock CLK_MFC>;
A Dexynos3250.dtsi495 clocks = <&cmu CLK_MFC>, <&cmu CLK_SCLK_MFC>;
505 clocks = <&cmu CLK_SMMUMFC_L>, <&cmu CLK_MFC>;
A Ds5pv210.dtsi469 clocks = <&clocks DOUT_MFC>, <&clocks CLK_MFC>;

Completed in 26 milliseconds