Searched refs:CLK_MM_DISP_DITHER0 (Results 1 – 9 of 9) sorted by relevance
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt6765-mm.c | 48 GATE_MM(CLK_MM_DISP_DITHER0, "mm_disp_dither0", "mm_ck", 16),
|
| A D | clk-mt8183-mm.c | 66 GATE_MM0(CLK_MM_DISP_DITHER0, "mm_disp_dither0", "mm_sel", 30),
|
| A D | clk-mt8192-mm.c | 53 GATE_MM0(CLK_MM_DISP_DITHER0, "mm_disp_dither0", "disp_sel", 10),
|
| A D | clk-mt6779-mm.c | 66 GATE_MM0(CLK_MM_DISP_DITHER0, "mm_disp_dither0", "mm_sel", 30),
|
| /linux/include/dt-bindings/clock/ |
| A D | mt6765-clk.h | 267 #define CLK_MM_DISP_DITHER0 16 macro
|
| A D | mt6779-clk.h | 370 #define CLK_MM_DISP_DITHER0 30 macro
|
| A D | mt8183-clk.h | 338 #define CLK_MM_DISP_DITHER0 29 macro
|
| A D | mt8192-clk.h | 434 #define CLK_MM_DISP_DITHER0 10 macro
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8183.dtsi | 1428 clocks = <&mmsys CLK_MM_DISP_DITHER0>;
|
Completed in 15 milliseconds