Home
last modified time | relevance | path

Searched refs:CLK_MM_DISP_RDMA1 (Results 1 – 18 of 18) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8167-clk.h91 #define CLK_MM_DISP_RDMA1 12 macro
A Dmt6797-clk.h235 #define CLK_MM_DISP_RDMA1 21 macro
A Dmt8173-clk.h266 #define CLK_MM_DISP_RDMA1 19 macro
A Dmt2712-clk.h320 #define CLK_MM_DISP_RDMA1 19 macro
A Dmt6779-clk.h364 #define CLK_MM_DISP_RDMA1 24 macro
A Dmt8183-clk.h332 #define CLK_MM_DISP_RDMA1 23 macro
A Dmt2701-clk.h372 #define CLK_MM_DISP_RDMA1 20 macro
/linux/drivers/clk/mediatek/
A Dclk-mt2701-mm.c65 GATE_DISP0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 19),
A Dclk-mt8183-mm.c60 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 24),
A Dclk-mt6779-mm.c60 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 24),
A Dclk-mt6797-mm.c65 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 20),
A Dclk-mt8167-mm.c64 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "smi_mm", 12),
A Dclk-mt8173-mm.c66 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 19),
A Dclk-mt2712-mm.c81 GATE_MM0(CLK_MM_DISP_RDMA1, "mm_disp_rdma1", "mm_sel", 19),
/linux/arch/arm/boot/dts/
A Dmt7623n.dtsi216 clocks = <&mmsys CLK_MM_DISP_RDMA1>;
/linux/Documentation/devicetree/bindings/display/mediatek/
A Dmediatek,disp.txt123 clocks = <&mmsys CLK_MM_DISP_RDMA1>;
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8173.dtsi1104 clocks = <&mmsys CLK_MM_DISP_RDMA1>;
A Dmt8183.dtsi1378 clocks = <&mmsys CLK_MM_DISP_RDMA1>;

Completed in 25 milliseconds