Searched refs:CLK_MM_DISP_WDMA0 (Results 1 – 16 of 16) sorted by relevance
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt6765-mm.c | 43 GATE_MM(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_ck", 11),
|
| A D | clk-mt8183-mm.c | 61 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 25),
|
| A D | clk-mt8192-mm.c | 48 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "disp_sel", 5),
|
| A D | clk-mt6779-mm.c | 61 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 25),
|
| A D | clk-mt6797-mm.c | 66 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 21),
|
| A D | clk-mt8173-mm.c | 68 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 21),
|
| A D | clk-mt2712-mm.c | 83 GATE_MM0(CLK_MM_DISP_WDMA0, "mm_disp_wdma0", "mm_sel", 21),
|
| /linux/include/dt-bindings/clock/ |
| A D | mt6797-clk.h | 236 #define CLK_MM_DISP_WDMA0 22 macro
|
| A D | mt6765-clk.h | 262 #define CLK_MM_DISP_WDMA0 11 macro
|
| A D | mt8173-clk.h | 268 #define CLK_MM_DISP_WDMA0 21 macro
|
| A D | mt2712-clk.h | 322 #define CLK_MM_DISP_WDMA0 21 macro
|
| A D | mt6779-clk.h | 365 #define CLK_MM_DISP_WDMA0 25 macro
|
| A D | mt8183-clk.h | 333 #define CLK_MM_DISP_WDMA0 24 macro
|
| A D | mt8192-clk.h | 429 #define CLK_MM_DISP_WDMA0 5 macro
|
| /linux/Documentation/devicetree/bindings/display/mediatek/ |
| A D | mediatek,disp.txt | 143 clocks = <&mmsys CLK_MM_DISP_WDMA0>;
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 1126 clocks = <&mmsys CLK_MM_DISP_WDMA0>;
|
Completed in 39 milliseconds