Home
last modified time | relevance | path

Searched refs:CLK_MM_SMI_LARB0 (Results 1 – 22 of 22) sorted by relevance

/linux/arch/arm64/boot/dts/mediatek/
A Dmt8167.dtsi148 clocks = <&mmsys CLK_MM_SMI_LARB0>,
149 <&mmsys CLK_MM_SMI_LARB0>;
A Dmt8183.dtsi477 <&mmsys CLK_MM_SMI_LARB0>,
1459 clocks = <&mmsys CLK_MM_SMI_LARB0>,
1460 <&mmsys CLK_MM_SMI_LARB0>;
A Dmt2712e.dtsi1000 clocks = <&mmsys CLK_MM_SMI_LARB0>,
1001 <&mmsys CLK_MM_SMI_LARB0>;
A Dmt8173.dtsi1292 clocks = <&mmsys CLK_MM_SMI_LARB0>,
1293 <&mmsys CLK_MM_SMI_LARB0>;
/linux/drivers/clk/mediatek/
A Dclk-mt6765-mm.c52 GATE_MM(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_ck", 20),
A Dclk-mt2701-mm.c47 GATE_DISP0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
A Dclk-mt8183-mm.c37 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
A Dclk-mt6779-mm.c37 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
A Dclk-mt6797-mm.c46 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
A Dclk-mt8167-mm.c53 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "smi_mm", 1),
A Dclk-mt8173-mm.c49 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
A Dclk-mt2712-mm.c63 GATE_MM0(CLK_MM_SMI_LARB0, "mm_smi_larb0", "mm_sel", 1),
/linux/include/dt-bindings/clock/
A Dmt8167-clk.h80 #define CLK_MM_SMI_LARB0 1 macro
A Dmt6797-clk.h216 #define CLK_MM_SMI_LARB0 2 macro
A Dmt6765-clk.h271 #define CLK_MM_SMI_LARB0 20 macro
A Dmt8173-clk.h249 #define CLK_MM_SMI_LARB0 2 macro
A Dmt2712-clk.h302 #define CLK_MM_SMI_LARB0 1 macro
A Dmt6779-clk.h342 #define CLK_MM_SMI_LARB0 2 macro
A Dmt8183-clk.h310 #define CLK_MM_SMI_LARB0 1 macro
A Dmt2701-clk.h354 #define CLK_MM_SMI_LARB0 2 macro
/linux/arch/arm/boot/dts/
A Dmt7623n.dtsi65 clocks = <&mmsys CLK_MM_SMI_LARB0>,
66 <&mmsys CLK_MM_SMI_LARB0>;
A Dmt2701.dtsi535 clocks = <&mmsys CLK_MM_SMI_LARB0>,
536 <&mmsys CLK_MM_SMI_LARB0>;

Completed in 46 milliseconds