Home
last modified time | relevance | path

Searched refs:CLK_MOUT_BPLL (Results 1 – 6 of 6) sorted by relevance

/linux/include/dt-bindings/clock/
A Dexynos5420.h226 #define CLK_MOUT_BPLL 655 macro
A Dexynos3250.h274 #define CLK_MOUT_BPLL 9 macro
/linux/Documentation/devicetree/bindings/memory-controllers/
A Dsamsung,exynos5422-dmc.yaml117 <&clock CLK_MOUT_BPLL>,
/linux/drivers/clk/samsung/
A Dclk-exynos5420.c737 MUX_F(CLK_MOUT_BPLL, "mout_bpll", mout_bpll_p, SRC_CDREX, 0, 1,
1665 clk_prepare_enable(hws[CLK_MOUT_BPLL]->clk); in exynos5x_clk_init()
A Dclk-exynos3250.c887 MUX(CLK_MOUT_BPLL, "mout_bpll", mout_bpll_p, SRC_DMC, 10, 1),
/linux/arch/arm/boot/dts/
A Dexynos5420.dtsi247 <&clock CLK_MOUT_BPLL>,

Completed in 13 milliseconds