Home
last modified time | relevance | path

Searched refs:CLK_MOUT_MPLL_USER_T (Results 1 – 6 of 6) sorted by relevance

/linux/arch/arm/boot/dts/
A Dexynos4412-odroid-common.dtsi210 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
218 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
226 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
234 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
A Dexynos4412-midas.dtsi408 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
428 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
460 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
468 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
476 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
484 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
A Dexynos4412-itop-elite.dts161 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
A Dexynos4412.dtsi648 <&clock CLK_MOUT_MPLL_USER_T>,
/linux/include/dt-bindings/clock/
A Dexynos4.h29 #define CLK_MOUT_MPLL_USER_T 17 /* Exynos4x12 only */ macro
/linux/drivers/clk/samsung/
A Dclk-exynos4.c523 MUX(CLK_MOUT_MPLL_USER_T, "mout_mpll_user_t", mout_mpll_user_p4x12,

Completed in 12 milliseconds