/linux/drivers/clk/renesas/ |
A D | r8a7790-cpg-mssr.c | 33 CLK_PLL1, enumerator 49 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN), 52 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 56 DEF_BASE("lb", R8A7790_CLK_LB, CLK_TYPE_GEN2_LB, CLK_PLL1), 57 DEF_BASE("adsp", R8A7790_CLK_ADSP, CLK_TYPE_GEN2_ADSP, CLK_PLL1), 58 DEF_BASE("sdh", R8A7790_CLK_SDH, CLK_TYPE_GEN2_SDH, CLK_PLL1), 64 DEF_FIXED("z2", R8A7790_CLK_Z2, CLK_PLL1, 2, 1), 65 DEF_FIXED("zg", R8A7790_CLK_ZG, CLK_PLL1, 3, 1), 66 DEF_FIXED("zx", R8A7790_CLK_ZX, CLK_PLL1, 3, 1), 67 DEF_FIXED("zs", R8A7790_CLK_ZS, CLK_PLL1, 6, 1), [all …]
|
A D | r8a7794-cpg-mssr.c | 33 CLK_PLL1, enumerator 49 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN), 52 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 55 DEF_BASE("adsp", R8A7794_CLK_ADSP, CLK_TYPE_GEN2_ADSP, CLK_PLL1), 56 DEF_BASE("sdh", R8A7794_CLK_SDH, CLK_TYPE_GEN2_SDH, CLK_PLL1), 57 DEF_BASE("sd0", R8A7794_CLK_SD0, CLK_TYPE_GEN2_SD0, CLK_PLL1), 62 DEF_FIXED("zg", R8A7794_CLK_ZG, CLK_PLL1, 6, 1), 63 DEF_FIXED("zx", R8A7794_CLK_ZX, CLK_PLL1, 3, 1), 64 DEF_FIXED("zs", R8A7794_CLK_ZS, CLK_PLL1, 6, 1), 65 DEF_FIXED("hp", R8A7794_CLK_HP, CLK_PLL1, 12, 1), [all …]
|
A D | r8a77470-cpg-mssr.c | 29 CLK_PLL1, enumerator 45 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN), 48 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 58 DEF_FIXED("zx", R8A77470_CLK_ZX, CLK_PLL1, 3, 1), 59 DEF_FIXED("zs", R8A77470_CLK_ZS, CLK_PLL1, 6, 1), 60 DEF_FIXED("hp", R8A77470_CLK_HP, CLK_PLL1, 12, 1), 61 DEF_FIXED("b", R8A77470_CLK_B, CLK_PLL1, 12, 1), 63 DEF_FIXED("p", R8A77470_CLK_P, CLK_PLL1, 24, 1), 64 DEF_FIXED("cl", R8A77470_CLK_CL, CLK_PLL1, 48, 1), 65 DEF_FIXED("cp", R8A77470_CLK_CP, CLK_PLL1, 48, 1), [all …]
|
A D | r8a7792-cpg-mssr.c | 32 CLK_PLL1, enumerator 47 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN), 50 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 56 DEF_FIXED("zg", R8A7792_CLK_ZG, CLK_PLL1, 5, 1), 57 DEF_FIXED("zx", R8A7792_CLK_ZX, CLK_PLL1, 3, 1), 58 DEF_FIXED("zs", R8A7792_CLK_ZS, CLK_PLL1, 6, 1), 59 DEF_FIXED("hp", R8A7792_CLK_HP, CLK_PLL1, 12, 1), 60 DEF_FIXED("i", R8A7792_CLK_I, CLK_PLL1, 3, 1), 61 DEF_FIXED("b", R8A7792_CLK_B, CLK_PLL1, 12, 1), 62 DEF_FIXED("lb", R8A7792_CLK_LB, CLK_PLL1, 24, 1), [all …]
|
A D | r8a7745-cpg-mssr.c | 29 CLK_PLL1, enumerator 48 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 57 DEF_FIXED("zg", R8A7745_CLK_ZG, CLK_PLL1, 6, 1), 58 DEF_FIXED("zx", R8A7745_CLK_ZX, CLK_PLL1, 3, 1), 59 DEF_FIXED("zs", R8A7745_CLK_ZS, CLK_PLL1, 6, 1), 60 DEF_FIXED("hp", R8A7745_CLK_HP, CLK_PLL1, 12, 1), 61 DEF_FIXED("b", R8A7745_CLK_B, CLK_PLL1, 12, 1), 62 DEF_FIXED("lb", R8A7745_CLK_LB, CLK_PLL1, 24, 1), 63 DEF_FIXED("p", R8A7745_CLK_P, CLK_PLL1, 24, 1), 64 DEF_FIXED("cl", R8A7745_CLK_CL, CLK_PLL1, 48, 1), [all …]
|
A D | r8a7742-cpg-mssr.c | 29 CLK_PLL1, enumerator 48 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 59 DEF_FIXED("z2", R8A7742_CLK_Z2, CLK_PLL1, 2, 1), 60 DEF_FIXED("zg", R8A7742_CLK_ZG, CLK_PLL1, 3, 1), 61 DEF_FIXED("zx", R8A7742_CLK_ZX, CLK_PLL1, 3, 1), 62 DEF_FIXED("zs", R8A7742_CLK_ZS, CLK_PLL1, 6, 1), 63 DEF_FIXED("hp", R8A7742_CLK_HP, CLK_PLL1, 12, 1), 64 DEF_FIXED("b", R8A7742_CLK_B, CLK_PLL1, 12, 1), 65 DEF_FIXED("p", R8A7742_CLK_P, CLK_PLL1, 24, 1), 66 DEF_FIXED("cl", R8A7742_CLK_CL, CLK_PLL1, 48, 1), [all …]
|
A D | r8a7791-cpg-mssr.c | 34 CLK_PLL1, enumerator 50 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN), 53 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 57 DEF_BASE("adsp", R8A7791_CLK_ADSP, CLK_TYPE_GEN2_ADSP, CLK_PLL1), 58 DEF_BASE("sdh", R8A7791_CLK_SDH, CLK_TYPE_GEN2_SDH, CLK_PLL1), 63 DEF_FIXED("zg", R8A7791_CLK_ZG, CLK_PLL1, 3, 1), 64 DEF_FIXED("zx", R8A7791_CLK_ZX, CLK_PLL1, 3, 1), 65 DEF_FIXED("zs", R8A7791_CLK_ZS, CLK_PLL1, 6, 1), 66 DEF_FIXED("hp", R8A7791_CLK_HP, CLK_PLL1, 12, 1), 67 DEF_FIXED("i", R8A7791_CLK_I, CLK_PLL1, 2, 1), [all …]
|
A D | r8a7743-cpg-mssr.c | 30 CLK_PLL1, enumerator 49 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 58 DEF_FIXED("zg", R8A7743_CLK_ZG, CLK_PLL1, 3, 1), 59 DEF_FIXED("zx", R8A7743_CLK_ZX, CLK_PLL1, 3, 1), 60 DEF_FIXED("zs", R8A7743_CLK_ZS, CLK_PLL1, 6, 1), 61 DEF_FIXED("hp", R8A7743_CLK_HP, CLK_PLL1, 12, 1), 62 DEF_FIXED("b", R8A7743_CLK_B, CLK_PLL1, 12, 1), 63 DEF_FIXED("lb", R8A7743_CLK_LB, CLK_PLL1, 24, 1), 64 DEF_FIXED("p", R8A7743_CLK_P, CLK_PLL1, 24, 1), 65 DEF_FIXED("cl", R8A7743_CLK_CL, CLK_PLL1, 48, 1), [all …]
|
A D | r8a77995-cpg-mssr.c | 33 CLK_PLL1, enumerator 65 DEF_FIXED(".pll1d2", CLK_PLL1D2, CLK_PLL1, 2, 1), 67 DEF_FIXED(".s0", CLK_S0, CLK_PLL1, 2, 1), 68 DEF_FIXED(".s1", CLK_S1, CLK_PLL1, 3, 1), 69 DEF_FIXED(".s2", CLK_S2, CLK_PLL1, 4, 1), 70 DEF_FIXED(".s3", CLK_S3, CLK_PLL1, 6, 1), 71 DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1, 2, 1), 80 DEF_FIXED("ztr", R8A77995_CLK_ZTR, CLK_PLL1, 6, 1), 81 DEF_FIXED("zt", R8A77995_CLK_ZT, CLK_PLL1, 4, 1), 82 DEF_FIXED("zx", R8A77995_CLK_ZX, CLK_PLL1, 3, 1), [all …]
|
A D | r8a774c0-cpg-mssr.c | 33 CLK_PLL1, enumerator 70 DEF_FIXED(".pll1d2", CLK_PLL1D2, CLK_PLL1, 2, 1), 72 DEF_FIXED(".s0", CLK_S0, CLK_PLL1, 2, 1), 73 DEF_FIXED(".s1", CLK_S1, CLK_PLL1, 3, 1), 74 DEF_FIXED(".s2", CLK_S2, CLK_PLL1, 4, 1), 75 DEF_FIXED(".s3", CLK_S3, CLK_PLL1, 6, 1), 76 DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1, 2, 1), 78 DEF_FIXED_RPCSRC_E3(".rpcsrc", CLK_RPCSRC, CLK_PLL0, CLK_PLL1), 93 DEF_FIXED("ztr", R8A774C0_CLK_ZTR, CLK_PLL1, 6, 1), 94 DEF_FIXED("zt", R8A774C0_CLK_ZT, CLK_PLL1, 4, 1), [all …]
|
A D | r8a77990-cpg-mssr.c | 33 CLK_PLL1, enumerator 69 DEF_FIXED(".pll1d2", CLK_PLL1D2, CLK_PLL1, 2, 1), 71 DEF_FIXED(".s0", CLK_S0, CLK_PLL1, 2, 1), 72 DEF_FIXED(".s1", CLK_S1, CLK_PLL1, 3, 1), 73 DEF_FIXED(".s2", CLK_S2, CLK_PLL1, 4, 1), 74 DEF_FIXED(".s3", CLK_S3, CLK_PLL1, 6, 1), 75 DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1, 2, 1), 85 DEF_FIXED("ztr", R8A77990_CLK_ZTR, CLK_PLL1, 6, 1), 86 DEF_FIXED("zt", R8A77990_CLK_ZT, CLK_PLL1, 4, 1), 87 DEF_FIXED("zx", R8A77990_CLK_ZX, CLK_PLL1, 3, 1), [all …]
|
A D | r8a77980-cpg-mssr.c | 34 CLK_PLL1, enumerator 58 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 62 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 69 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a774b1-cpg-mssr.c | 33 CLK_PLL1, enumerator 58 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 62 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 69 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a774a1-cpg-mssr.c | 33 CLK_PLL1, enumerator 59 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 64 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 71 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a774e1-cpg-mssr.c | 33 CLK_PLL1, enumerator 59 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 64 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 71 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a7796-cpg-mssr.c | 37 CLK_PLL1, enumerator 64 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 69 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 76 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a77965-cpg-mssr.c | 35 CLK_PLL1, enumerator 61 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 65 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 72 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a77970-cpg-mssr.c | 41 CLK_PLL1, enumerator 72 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 75 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
|
A D | r9a07g044-cpg.c | 26 CLK_PLL1, enumerator 80 DEF_SAMPLL(".pll1", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)), 113 DEF_FIXED("I", R9A07G044_CLK_I, CLK_PLL1, 1, 1),
|
A D | r8a7795-cpg-mssr.c | 35 CLK_PLL1, enumerator 62 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN), 67 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1), 74 DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
|
A D | r8a779a0-cpg-mssr.c | 64 CLK_PLL1, enumerator 113 DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_R8A779A0_PLL1, CLK_MAIN), 120 DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
|