Searched refs:CLK_PWM0 (Results 1 – 18 of 18) sorted by relevance
| /linux/Documentation/devicetree/bindings/pwm/ |
| A D | pwm-sprd.txt | 27 clocks = <&aon_clk CLK_PWM0>, <&aonapb_gate CLK_PWM0_EB>,
31 assigned-clocks = <&aon_clk CLK_PWM0>,
|
| /linux/arch/arm/boot/dts/ |
| A D | pxa27x.dtsi | 50 clocks = <&clks CLK_PWM0>;
64 clocks = <&clks CLK_PWM0>;
|
| A D | pxa25x.dtsi | 68 clocks = <&clks CLK_PWM0>;
|
| A D | pxa3xx.dtsi | 225 clocks = <&clks CLK_PWM0>;
241 clocks = <&clks CLK_PWM0>;
|
| /linux/include/dt-bindings/clock/ |
| A D | pxa-clock.h | 47 #define CLK_PWM0 37 macro
|
| A D | actions,s500-cmu.h | 43 #define CLK_PWM0 23 macro
|
| A D | actions,s700-cmu.h | 66 #define CLK_PWM0 43 macro
|
| A D | actions,s900-cmu.h | 68 #define CLK_PWM0 50 macro
|
| A D | sprd,sc9863a-clk.h | 120 #define CLK_PWM0 15 macro
|
| A D | sprd,sc9860-clk.h | 124 #define CLK_PWM0 18 macro
|
| A D | rk3568-cru.h | 26 #define CLK_PWM0 13 macro
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| A D | rk356x.dtsi | 269 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
280 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
291 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
302 clocks = <&pmucru CLK_PWM0>, <&pmucru PCLK_PWM0>;
|
| /linux/drivers/clk/actions/ |
| A D | owl-s500.c | 496 [CLK_PWM0] = &pwm0_clk.common.hw,
|
| A D | owl-s700.c | 532 [CLK_PWM0] = &clk_pwm0.common.hw,
|
| A D | owl-s900.c | 663 [CLK_PWM0] = &pwm0_clk.common.hw,
|
| /linux/drivers/clk/rockchip/ |
| A D | clk-rk3568.c | 1501 COMPOSITE(CLK_PWM0, "clk_pwm0", clk_pwm0_p, 0,
|
| /linux/drivers/clk/sprd/ |
| A D | sc9863a-clk.c | 789 [CLK_PWM0] = &pwm0_clk.common.hw,
|
| A D | sc9860-clk.c | 721 [CLK_PWM0] = &pwm0_clk.common.hw,
|
Completed in 34 milliseconds