Searched refs:CLK_SCLK_MMC1 (Results 1 – 21 of 21) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | exynos5410.h | 27 #define CLK_SCLK_MMC1 133 macro
|
| A D | exynos5250.h | 36 #define CLK_SCLK_MMC1 140 macro
|
| A D | exynos7-clk.h | 60 #define CLK_SCLK_MMC1 7 macro
|
| A D | exynos4.h | 59 #define CLK_SCLK_MMC1 146 macro
|
| A D | exynos5420.h | 34 #define CLK_SCLK_MMC1 133 macro
|
| A D | exynos3250.h | 248 #define CLK_SCLK_MMC1 240 macro
|
| A D | exynos5433.h | 569 #define CLK_SCLK_MMC1 62 macro
|
| /linux/drivers/clk/samsung/ |
| A D | clk-exynos5410.c | 174 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc_pre1",
|
| A D | clk-exynos5250.c | 477 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc_pre1",
|
| A D | clk-exynos3250.c | 548 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc1_pre",
|
| A D | clk-exynos7.c | 532 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "dout_sclk_mmc1",
|
| A D | clk-exynos4.c | 769 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "div_mmc_pre1", SRC_MASK_FSYS, 4,
|
| A D | clk-exynos5420.c | 1008 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "dout_mmc1",
|
| A D | clk-exynos5433.c | 2317 GATE(CLK_SCLK_MMC1, "sclk_mmc1", "mout_sclk_mmc1_user",
|
| /linux/arch/arm/boot/dts/ |
| A D | exynos5410.dtsi | 144 clocks = <&clock CLK_MMC1>, <&clock CLK_SCLK_MMC1>;
|
| A D | exynos3250.dtsi | 394 clocks = <&cmu CLK_SDMMC1>, <&cmu CLK_SCLK_MMC1>;
|
| A D | exynos4.dtsi | 332 clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
|
| A D | exynos5250.dtsi | 560 clocks = <&clock CLK_SDMMC1>, <&clock CLK_SCLK_MMC1>;
|
| A D | exynos5420.dtsi | 222 clocks = <&clock CLK_MMC1>, <&clock CLK_SCLK_MMC1>;
|
| /linux/arch/arm64/boot/dts/exynos/ |
| A D | exynos7.dtsi | 574 <&clock_top1 CLK_SCLK_MMC1>;
|
| A D | exynos5433.dtsi | 1842 <&cmu_fsys CLK_SCLK_MMC1>;
|
Completed in 46 milliseconds