Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_D4 (Results 1 – 17 of 17) sorted by relevance

/linux/sound/soc/mediatek/mt8192/
A Dmt8192-afe-clk.c35 [CLK_TOP_APLL1_D4] = "top_apll1_d4",
109 afe_priv->clk[CLK_TOP_APLL1_D4]); in apll1_mux_setting()
113 aud_clks[CLK_TOP_APLL1_D4], ret); in apll1_mux_setting()
A Dmt8192-afe-clk.h192 CLK_TOP_APLL1_D4, enumerator
/linux/include/dt-bindings/clock/
A Dmt8516-clk.h67 #define CLK_TOP_APLL1_D4 35 macro
A Dmt6765-clk.h78 #define CLK_TOP_APLL1_D4 43 macro
A Dmt2712-clk.h76 #define CLK_TOP_APLL1_D4 45 macro
A Dmt6779-clk.h85 #define CLK_TOP_APLL1_D4 75 macro
A Dmt8183-clk.h110 #define CLK_TOP_APLL1_D4 74 macro
A Dmt8192-clk.h115 #define CLK_TOP_APLL1_D4 103 macro
A Dmt8195-clk.h176 #define CLK_TOP_APLL1_D4 164 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8516.c60 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
A Dclk-mt8195-topckgen.c78 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
A Dclk-mt8167.c68 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
A Dclk-mt6779.c72 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
A Dclk-mt8183.c114 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1,
A Dclk-mt8192.c66 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
A Dclk-mt2712.c136 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1,
A Dclk-mt6765.c127 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1, 4),

Completed in 35 milliseconds