Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_DIV0 (Results 1 – 3 of 3) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8173-clk.h131 #define CLK_TOP_APLL1_DIV0 121 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8173.c595 DIV_GATE(CLK_TOP_APLL1_DIV0, "apll1_div0", "aud_1_sel", 0x12c, 8, 0x120, 4, 24),
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8173.dtsi856 <&topckgen CLK_TOP_APLL1_DIV0>,

Completed in 8 milliseconds