Searched refs:CLK_TOP_APLL1_DIV2 (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
A D	mt8173-clk.h	133 #define CLK_TOP_APLL1_DIV2 123 macro
/linux/drivers/clk/mediatek/
A D	clk-mt8173.c	597 DIV_GATE(CLK_TOP_APLL1_DIV2, "apll1_div2", "aud_1_sel", 0x12c, 10, 0x124, 8, 8),

Completed in 6 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023