Searched refs:CLK_TOP_APLL1_DIV5 (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
A D	mt8173-clk.h	136 #define CLK_TOP_APLL1_DIV5 126 macro
/linux/drivers/clk/mediatek/
A D	clk-mt8173.c	600 DIV_GATE(CLK_TOP_APLL1_DIV5, "apll1_div5", "apll1_div4", 0x12c, 13, 0x12c, 4, 0),

Completed in 6 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023