Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_DIV0 (Results 1 – 3 of 3) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8173-clk.h137 #define CLK_TOP_APLL2_DIV0 127 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8173.c602 DIV_GATE(CLK_TOP_APLL2_DIV0, "apll2_div0", "aud_2_sel", 0x12c, 16, 0x120, 4, 28),
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8173.dtsi857 <&topckgen CLK_TOP_APLL2_DIV0>,

Completed in 7 milliseconds